Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-05-16
2000-07-11
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 2, 716 7, G06F 1750
Patent
active
060866268
ABSTRACT:
A set of filters are arranged in sequence for verification and analysis of digital circuit designs. The filters are either active filters, which are directly involved in verification of circuit designs (e.g., a Binary Decision Diagram (BDD)-based verifier or an automatic test pattern generation (ATPG)-based verifier), or passive filters, which gather information about the circuit or transform the circuit structure in order to simplify the verification problem (e.g., random pattern simulation or circuit partitioning). Given a pair of circuits to be verified, the filter approach first subjects the circuits to very simple, fast techniques having very low memory usage requirements. These steps are followed by a series of increasingly powerful methods that are more time consuming and often require more computer memory for their operation. In between the simpler active filters and the more sophisticated active filters, information about potential equivalent nodes in the circuits is collected and a decision is made as to whether to partition the circuits. The verification methodology is structured such that circuit designs that are easier to verify are never unnecessarily subjected to more expensive techniques. The method provides for a gradual increase in the sophistication of verification techniques applied, according to the difficulty of the verification problem.
REFERENCES:
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5469367 (1995-11-01), Puri et al.
patent: 5649165 (1997-07-01), Jain et al.
patent: 5671399 (1997-09-01), Meier
patent: 5787006 (1998-07-01), Chevallier et al.
Bryant, R. E. et al, "Verification of Arithmetic Circuits with Binary Moment Diagrams", 32.sup.nd Design Automation Conference, Proceedings 1995 (IEEE Cat. No. 95CH35812), Proceedings of the 32nd Design Automation Conference, San Francisco, CA, USA, Jun. 12-16, 1995, pp. 535-541, XP000546358 1995, New York, NY, USA, ACM, USA ISBN: 0-89791-725-1.
Chen, Y. et al., "ACV: An Arithmetic Circuit Verifier", 1996 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (Cat. No. 96CB35991), Proceedings of International Conference on Computer Aided Design, San Jose, CA, USA, Nov. 10-14, 1996, pp. 361-365, XP000738433 1996, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA, ISBN: 0-8186-7597-7.
Jain J. et al., "Formal Verification of Combinational Circuits", Proceedings Tenth International conference on VLSI Design (Cat. No. 97TB100095), Proceedings Tenth International Conference on VLSI Design, Hyderabad, India, Jan 4-7, 1997, pp. 218-225, XP002120998 1997, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-7755-4.
Matsunga, Y., "An Efficient Equivalence Checker for Combinational Circuits" 33.sup.rd Design Automation Conference, Proceedings 1996 (IEEE Cat. No. 96CH35932), Proceedings of 33.sup.rd Design Automation conference, Las Vegas, NV, USA, Jun. 3-7, 1996, pp. 629-634, XP002120999 1996, New York, NY, USA, ACM, USA ISBN: 0-89791-779-0.
Muhkerjee, R. et al., "Efficient Combinational Verification using BDDs and a Hash Table", Proceedings of 1997 IEEE International Symposium on Circuits and Systems, Circuits and Systems in the Information Age, ISCAS '97 (Cat. No. 97CH35987), Proceedings of 1997 IEEE International Symposium on Circuits and Systems, pp. 1025-1028, vol. 2, XP002120997, 1997, New York, NY, USA, IEEE, USA, ISBN: 0-7803-3583-X.
European Patent Office Search Report Communication, Nov. 11, 1999, pp. 1-5.
R. Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams", IEEE, 1993, pp. 42-47.
M. Fujita, et al., "Evaluation and Improvements of Boolean Comparison Method Based on Binary Decision Diagrams", IEEE, 1988, pp. 2-5.
C. Berman, et al., "Functional Comparison of Logic Designs for VLSI Circuits", IEEE, 1989, pp. 456-459.
R. Bryant, "Graph-Based Algorithims for Boolean Function Manipulation", IEEE Transactions on Computers, Aug. 1986, vol. C-35, No. 8, pp. 677-691.
W. Kunz, "Hannibal: An Efficient Tool for Logic Verification Based on Recursive Learning", IEEE, 1993, pp. 538-543.
S. Malik, et al., "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment", IEEE, 1988, pp. 6-9.
E. Cerney, et al., "Tautology Checking Using Cross-Controllability and Cross-Observability Relations", IEEE, 1990, pp. 34-37.
D. Brand, "Verification of Large Synthesized Designs", IEEE, 1993, pp. 534-537.
Jain Jawahar
Mukherjee Rajarshi
Takayama Koichiro
Fijutsu Limited
Garbowski Leigh Marie
Lintz Paul R.
LandOfFree
Method for verification of combinational circuits using a filter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verification of combinational circuits using a filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verification of combinational circuits using a filter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-537535