Method for using extrema to load balance a loop of parallel...

Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07373645

ABSTRACT:
A method for balancing the load of a parallel processing system having a plurality of parallel processing elements arranged in a loop, each processing element (PEr) having a local number of tasks associated therewith, wherein r represents the number for a selected processing element and each of the processing elements is operable to communicate with a clockwise and an anti-clockwise adjacent processing element, the method comprises determining a total number of tasks present within the loop, calculating a local mean number of tasks for each processing element, calculating a local deviation for each processing element, determining a running partial deviation sum for each processing element, determining a clockwise transfer parameter and an anti-clockwise transfer parameter for each processing element, and redistributing tasks among the processing elements in response to the clockwise transfer parameter and the anti-clockwise parameter for each of the processing elements.

REFERENCES:
patent: 5241677 (1993-08-01), Naganuma et al.
patent: 5535387 (1996-07-01), Matsuoka et al.
patent: 5581773 (1996-12-01), Glover
patent: 5630129 (1997-05-01), Wheat
patent: 5850489 (1998-12-01), Rich
patent: 5892517 (1999-04-01), Rich
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6078945 (2000-06-01), Hinsley
patent: 6219776 (2001-04-01), Pechanek et al.
patent: 6279088 (2001-08-01), Elliot et al.
patent: 6292822 (2001-09-01), Hardwick
patent: 6404439 (2002-06-01), Coulombe et al.
patent: 6421772 (2002-07-01), Maeda et al.
patent: 6430618 (2002-08-01), Karger et al.
patent: 2004/0024874 (2004-02-01), Smith
patent: WO 01/088696 (2001-11-01), None
Daehyun Kim, Mainak Chaudhuri, and Mark Heinrich, Leveraging Cache Coherence in Active Memory Systems, Proceedings of the 16th ACM.
Mainak Chaudhuri, Daehyun Kim, and Mark Heinrich, Cache Coherence Protocol Design for Active Memory Systems, Proceedings of the 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for using extrema to load balance a loop of parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for using extrema to load balance a loop of parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for using extrema to load balance a loop of parallel... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2766316

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.