Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-11-04
1999-12-28
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438240, 438254, 438397, 438947, 438625, 438627, 438629, 438696, 438700, 438702, H01L 218242
Patent
active
060081236
ABSTRACT:
The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric layer, forming a guide opening through the hardmask layer, forming a spacer within the guide opening that reduces a diameter of the guide opening and forming the opening in the dielectric layer through the guide opening. The method may further include the steps of depositing a conductive material in the opening and guide opening and over at least a portion of the hardmask layer that extends beyond the guide opening, and removing the hardmask layer and the conductive material layer that extend beyond the guide opening. In certain embodiments, the contact opening may be formed to a width equal to or less than 0.25 .mu.m.
REFERENCES:
patent: 5244534 (1993-09-01), Yu et al.
patent: 5262352 (1993-11-01), Woo et al.
patent: 5279989 (1994-01-01), Kim
patent: 5279990 (1994-01-01), Sun et al.
patent: 5397731 (1995-03-01), Takemura
patent: 5444021 (1995-08-01), Chung et al.
patent: 5508218 (1996-04-01), Jun
patent: 5525552 (1996-06-01), Huang
patent: 5527423 (1996-06-01), Neville et al.
patent: 5540810 (1996-07-01), Sandhu et al.
patent: 5562801 (1996-10-01), Nulty
patent: 5654236 (1997-08-01), Kasai
patent: 5677242 (1997-10-01), Aisou
patent: 5719089 (1998-02-01), Cherng et al.
Naokatsu Ikegami, Atsushi Yabata, Takayuki Matsui, Jun Kanamori and Yasuhiro Horiike; Characteristics of Very High Aspect-Ratio Contact Hole Etching; 1996 Dry Process Symposium; pp. 147-152.
Kook Taeho
Maury Alvaro
Steiner Kurt G.
Yang Tungsheng
Bowers Charles
Lucent Technologies - Inc.
Nguyen Thanh
LandOfFree
Method for using a hardmask to form an opening in a semiconducto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for using a hardmask to form an opening in a semiconducto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for using a hardmask to form an opening in a semiconducto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381949