Method for tuning a cache

Details Method for tuning a cache Method for tuning a cache

2011-07-12

2011-07-12

Ellis, Kevin L (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S159000

Reexamination Certificate

active

07979643

ABSTRACT:
Embodiments of the present invention provide methods and systems for tuning the size of the cache. In particular, when a page fault occurs, non-resident page data is checked to determine if that page was previously accessed. If the page is found in the non-resident page data, an inter-reference distance for the faulted page is determined and the distance of the oldest resident page is determined. The size of the cache may then be tuned based on comparing the inter-reference distance of the newly faulted page relative to the distance of the oldest resident page.

REFERENCES:
patent: 5394537 (1995-02-01), Courts et al.
patent: 6425057 (2002-07-01), Cherkasova et al.
patent: 6973538 (2005-12-01), Khawand et al.
patent: 7096323 (2006-08-01), Conway et al.
patent: 7107403 (2006-09-01), Modha et al.
patent: 7487320 (2009-02-01), Bansal et al.
patent: 2003/0074525 (2003-04-01), Yamauchi et al.
patent: 2004/0098541 (2004-05-01), Meggido et al.
patent: 2005/0086437 (2005-04-01), Modha
patent: 2006/0069876 (2006-03-01), Bansal et al.
PCT Notification of the International Search Report and Written Opinion of the International Searching Authority, PCT/US 06/61334, International Searching Authority, Mar. 5, 2008, 9 Pages.

Affiliated with

Also associated with

Rating

Method for tuning a cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for tuning a cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for tuning a cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2736657