Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2003-04-15
2004-11-30
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S694000, C438S723000
Reexamination Certificate
active
06825123
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATION(S)
BACKGROUND
1. Field of the Invention
The present invention is generally related to methods for treating semiconductor processing components for use in a semiconductor fabrication environment, as well as semiconductor processing components formed thereby.
2. Description of the Related Art
In the art of semiconductor processing, typically integrated circuit devices are formed through various wafer processing techniques, in which semiconductor (principally silicon) wafers are processed through various stations or tools. Processing operations include, for example, high temperature diffusion, thermal processing, ion implant, annealing, photolithography, polishing, deposition, etc. As new generation semiconductor devices are developed, there is an intense demand in the industry to achieve better and better purity levels during such processing operations. In addition, there continues to be an intense driving force in transitioning to larger and larger semiconductor wafers. Currently, the semiconductor industry is undergoing a transition from 200 mm to 300 mm wafers. The desire for superior purity levels and larger wafers introduces further integration challenges for next generation processing.
In this context, it has been found that as wafer size increases, the gravitational stresses caused by the increased mass of the wafers and increased surface area, cause what is understood as crystallographic slip in the semiconductor wafer. Crystallographic slip manifests itself as slip lines in the wafer which cause a decrease in device yield proportional with an increase in wafer size, and undermine some of the cost advantages associated with larger surface area wafers.
In an attempt to minimize crystallographic slip, wafers need to be more fully supported during processing operations. One technique is to machine the semiconductor processing components to provide a smooth finish particularly along those portions of the processing component that contact the wafer. Such processing components include semiconductor wafer jigs, horizontal and vertical wafer boats, and wafer carriers, for example. Typically, the improved surface finish can be accomplished by machining slots into a wafer carrier or jig. While appropriate surface finishes may be engineered into the semiconductor processing component utilizing existing technology, additional issues have arisen, and in particular, a decrease in purity and attendant increase in contamination of the processing component.
U.S. Pat. No. 6,093,644 discloses a process in which an oxidation step is carried out, followed by oxide layer removal. However, the techniques disclosed therein do not adequately address certain contamination issues, and appear to focus on global impurity levels of the component, and not impurity levels along critical portions of the component.
Despite improvements in the industry to address next generation purity concerns as well as handling issues associated with larger-sized semiconductor wafers, a need continues to exist in the art for further improved semiconductor processing components, methods for forming such components, and methods for processing semiconductor wafers.
SUMMARY
According to one aspect of the invention, a method for treating a semiconductor processing component is provided. According to the method, the semiconductor processing component is exposed to a halogen gas at an elevated temperature, and oxidized to form an oxide layer. After formation of the oxide layer, the oxide layer is removed.
According to another embodiment, a method for removing a contaminant from a semiconductor processing component is provided, in which the contaminant is reacted at an elevated temperature to form a reaction product, the component is oxidized to form an oxide layer, and the oxide layer is then removed.
According to another embodiment, a semiconductor processing component is provided. The semiconductor processing component contains silicon carbide, and has a surface roughness having an R
a
less than about 2 microns and an impurity content of less than about 1000 ppm along an outer portion of the component, as measured by SIMS depth profiling at a depth of 10 nm below the outer surface. This outer portion extends from an exposed outer surface of the component to a depth of about 0.5 microns below the exposed outer surface of the component. The outer portion may extend along a portion of the outer surface of the component, or extend over essentially the entirety of the outer surface of the component.
According to yet another embodiment, a semiconductor processing component is provided, the component having a machined surface, and an impurity content less than about 1000 ppm along an outer portion of the component, the outer portion being described above.
According to yet another embodiment, a semiconductor processing component is provided for receiving a semiconductor wafer. In this embodiment, the processing component is configured to contact and receive a semiconductor wafer. The component has surface roughness R
a
less than about 2 microns, and an impurity content less than about 1000 ppm along an outer portion of the component.
REFERENCES:
patent: 6066572 (2000-05-01), Lu et al.
patent: 6093644 (2000-07-01), Inaba et al.
patent: 6277194 (2001-08-01), Thilderkvist et al.
patent: 6379575 (2002-04-01), Yin et al.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1: Process Teachnology, 1986, Lattice Press., pp. 213-216.*
Ghandhi, Sorab K., VLSI Fabrication Principles, Silicon and Gallium Arsenide, 1983, John Wiley and Sons, pp. 517-520.
Buckley Richard F.
Haerle Andrew G.
Hengst Richard R.
Field, III Thomas G.
Fourson George
Maldonado Julio J.
Saint-Goban Ceramics & Plastics, Inc.
Toler Larson & Abel, LLP
LandOfFree
Method for treating semiconductor processing components and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for treating semiconductor processing components and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for treating semiconductor processing components and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3358698