Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2008-01-22
2008-01-22
Sparks, Donald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S167000
Reexamination Certificate
active
10714780
ABSTRACT:
Non-volatile memory device, driver, and method is described that utilizes write or erase cycle tracking to interrupt or stop a non-volatile memory programming or erase operation at a selected point to interrupt/stop execution or simulate power loss at a specific point. This ability allows for a deterministic and repeatable testing process of all write or erase cycles of a non-volatile command where the state of floating gate memory cells are changed in the non-volatile memory device. Additionally, this ability to utilize write or erase cycle tracking to interrupt or stop a non-volatile memory programming operation or erasing operation at any selected point enables simulation of power loss at each point in a selected operation that a non-volatile floating gate memory cell is programmed or erased, allowing for improved, deterministic testing of the power loss recovery cycle and faster code/design change verification.
REFERENCES:
patent: 5245577 (1993-09-01), Duesman
patent: 5539699 (1996-07-01), Sato et al.
patent: 5675540 (1997-10-01), Roohparvar
patent: 5896398 (1999-04-01), Sekine
patent: 6003149 (1999-12-01), Nevill
patent: 6105152 (2000-08-01), Duesman
patent: 6178532 (2001-01-01), Pierce
patent: 6182188 (2001-01-01), Hasbun et al.
patent: 6275960 (2001-08-01), Cappelletti et al.
patent: 6324088 (2001-11-01), Keeth
patent: 6357025 (2002-03-01), Tuttle
patent: 6418070 (2002-07-01), Harrington
patent: 6536004 (2003-03-01), Pierce
patent: 6618304 (2003-09-01), Duesman
patent: 6630685 (2003-10-01), Lunde
patent: 6971048 (2005-11-01), Hanson et al.
patent: 2002/0054528 (2002-05-01), Tabata et al.
patent: 2002/0133765 (2002-09-01), Antosh et al.
patent: 2002/0157053 (2002-10-01), Chen et al.
patent: 2002/0178414 (2002-11-01), Roohparvar
patent: 2003/0023840 (2003-01-01), Zitlaw
patent: 2003/0041210 (2003-02-01), Keays
patent: 2003/0075609 (2003-04-01), Kim
patent: 2003/0090285 (2003-05-01), Sher et al.
patent: 2003/0107918 (2003-06-01), Koyama et al.
Microsoft Computer Dictionary, 5thedition © 2002 Microsoft Press, p. 155.
Muthusamy Karunakaran
Wong Wanmo
Flournoy Horace L.
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Sparks Donald
LandOfFree
Method for testing flash memory power loss recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing flash memory power loss recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing flash memory power loss recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3954911