Method for testing an integrated semiconductor memory

Details Method for testing an integrated semiconductor memory Method for testing an integrated semiconductor memory

2007-02-27

2007-02-27

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Testing

C365S220000

Reexamination Certificate

active

11212919

ABSTRACT:
A method for testing an integrated semiconductor memory provides for disturbing memory cells arranged along a first word line by a disturbance signal on an adjacent word line. The memory cells along the first word line and bit lines, respectively, connected to them are subsequently connected simultaneously to a common data line via sense amplifiers, respectively, connected to them. The sense amplifiers assess the memory cells burdened by the disturbance signal and the capacitive load of the common data line and, respectively, refresh the disturbed memory state in the memory cells. The memory state refreshed in the memory cells is subsequently assessed in the context of a fast read access.

REFERENCES:
patent: 6216241 (2001-04-01), Fenstermaker et al.
patent: 6567298 (2003-05-01), Kato et al.
patent: 6898739 (2005-05-01), Bucksch et al.

Affiliated with

Also associated with

Rating

Method for testing an integrated semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for testing an integrated semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing an integrated semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3815111