Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2000-11-01
2002-08-06
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Testing
C365S230010, C365S236000, C365S230060, C365S200000
Reexamination Certificate
active
06430096
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to a method of providing extended address access to memory devices containing both redundant and main array elements in a packaged part.
BACKGROUND OF THE INVENTION
The advent of electronic-fuse (e-fuse) technology makes it advantageous to test both the main and redundant memory elements of a random access memory (RAM), to their complete test specification, after being packaged in their final form. However, memory device, package pin counts and JDEC standards limit the externally addressable memory elements to those comprising the main array. These limitations make it impossible to seamlessly test both the main and redundancy arrays of an e-fuse RAM, once the memory device has been packaged, through the conventional method of externally addressing all of the memory elements in sequence and testing their ability to store and reproduce information.
Current test schemes use a two-pass, test method to independently and separately test the redundant and main memory arrays. This two-pass, test technique cannot adequately test the combined memory arrays for certain types of memory defects that occur at the boundary of the main and redundant arrays. Capacitive coupling and current leakage between elements of a memory array are two examples of these defects. To adequately detect these and other types of defects, it is necessary to sequentially address each of the cells of a memory device and perform a sequence of write and read operations on the cell. The sequential access of these memory cells must be performed throughout the continuum of the combined main and redundancy arrays.
SUMMARY OF THE INVENTION
In the past, the problem of extended address mode access has been dealt with by adding additional, external address input pins to a packaged part, by executing two pass testing, or by extensively modifying the test code of a test unit to address the redundant memory elements. The present invention supports extended address mode access of the main and redundant memory arrays, contained in a packaged part, without using additional, external address pins or extensively modifying the existing code of a test device.
The access method of the present invention will be especially valuable in the era of e-fuse repair devices. E-fuse technology allows memory defects to be repaired after the memory device has been incorporated into a packaged part. Previously, the boundary element defects that might exist in a memory device could only be detected prior to integrating the memory wafer into a packaged part. At wafer level, there are no package pin limitations. It is possible to seamlessly address and test all of the memory elements of the device because a wafer probe can make contact with all of the address pads of the memory chip.
The access method of the present invention permits all of the memory elements to be seamlessly addressed and accessed while in a packaged part form. In an embodiment of the invention, a test method is used for testing the memory elements of a device. Consistency in the test methodology between a wafer environment and a packaged part environment may be preserved, since all of the memory elements may be seamlessly and sequentially addressed and tested in both test environments. Certain defects that may exist at the boundary of the main and redundant memory arrays can be detected and effectively removed from the finished product. The value of this test method is that it: (1) reduces the likelihood that a defective device will not be detected by the post-packaging testing, (2) increases the productivity yield, and (3) reduces the production costs for manufacturing a particular yield of operational devices. These benefits are obtained without the need for incorporating additional address input lines in the packaged part or extensively modifying the code of a test unit.
REFERENCES:
patent: 5473616 (1995-12-01), Tsutsui et al.
patent: 5491660 (1996-02-01), Ashmore, Jr.
patent: 5535164 (1996-07-01), Adams et al.
patent: 5602778 (1997-02-01), Futatsuya et al.
patent: 5661732 (1997-08-01), Lo et al.
patent: 5719880 (1998-02-01), Leung
patent: 5796745 (1998-08-01), Adams et al.
patent: 5835502 (1998-11-01), Aipperspach et al.
patent: 5854796 (1998-12-01), Sato
patent: 5896398 (1999-04-01), Sekine
patent: 5930814 (1999-07-01), Lepejian et al.
patent: 6172935 (2001-01-01), Wright et al.
patent: 6233182 (2001-05-01), Satou et al.
patent: 406150698 (1994-05-01), None
patent: 409062533 (1997-03-01), None
patent: 02000132997 (2000-05-01), None
Connolly Bove & Lodge & Hutz LLP
Nguyen Viet Q.
LandOfFree
Method for testing a memory device with redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing a memory device with redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing a memory device with redundancy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2944521