Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2007-05-22
2007-05-22
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C710S266000, C710S302000
Reexamination Certificate
active
10964877
ABSTRACT:
A method for synchronizing processors during a system management interrupt caused from a memory hot plug event in multiple processor systems is disclosed. In one embodiment, a method for synchronizing processors during an assertion of a system management interrupt (SMI) in an information handling system including, for each processor, identifying whether the processor is an interrupt handling processor assigned to perform processing tasks necessary for resolving the SMI or a non-interrupt handling processor not assigned to perform the processing tasks necessary for resolving the SMI. The method further includes creating a task structure operable to cause non-interrupt handling processors to perform at least one task for each interrupt handling processor. The method further includes automatically performing the at least one task during the SMI for each non-interrupt handling processor.
REFERENCES:
patent: 5530891 (1996-06-01), Gephardt
patent: 6065053 (2000-05-01), Nouri et al.
patent: 6073255 (2000-06-01), Nouri et al.
patent: 6088816 (2000-07-01), Nouri et al.
patent: 6092143 (2000-07-01), Williams et al.
patent: 6108781 (2000-08-01), Jayakumar
patent: 6115393 (2000-09-01), Engel et al.
patent: 6122746 (2000-09-01), Nouri et al.
patent: 6138250 (2000-10-01), Nouri et al.
patent: 6145098 (2000-11-01), Nouri et al.
patent: 6163849 (2000-12-01), Nouri et al.
patent: 6199173 (2001-03-01), Johnson et al.
patent: 6249885 (2001-06-01), Johnson et al.
patent: 6266721 (2001-07-01), Sheikh et al.
patent: 6330690 (2001-12-01), Nouri et al.
patent: 6574636 (2003-06-01), Balon et al.
patent: 6611911 (2003-08-01), O'Shea et al.
patent: 6684292 (2004-01-01), Piccirillo et al.
patent: 6697963 (2004-02-01), Nouri et al.
patent: 6711642 (2004-03-01), Huang
patent: 6874049 (2005-03-01), Huang
patent: 6996648 (2006-02-01), Vu
patent: 2003/0208654 (2003-11-01), Krontz et al.
patent: 2004/0186988 (2004-09-01), Polyudov
Intel Model-Specific Registers (MSRs).
AMD Duron Processor Model 8 Dat Sheet, Aug. 2003.
Definition of System Management Model from Wikipedia.
Definition of Memory Type Range Registers from InstantWeb.
Definition of Intel APIC Architecture by Wikipedia.
No associations
LandOfFree
Method for synchronizing processors in SMI following a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for synchronizing processors in SMI following a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for synchronizing processors in SMI following a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3775088