Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1998-05-14
2001-03-27
Sheikh, Ayaz R. (Department: 2781)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S100000, C710S108000, C710S008000, C710S113000, C710S120000, C710S120000, C710S120000, C710S260000, C710S261000, C710S264000, C327S014000, C345S501000
Reexamination Certificate
active
06209051
ABSTRACT:
RELATED INVENTIONS
The present invention is related to the following inventions which are assigned to the same assignee as the present invention:
Method for switching between multiple system processors, filed May 14, 1998, having Ser. No. 09/079,091.
Multiconfiguration Backplane, filed May 14, 1998, having Ser. No. (09/079,040).
Method and system for controlling a bus with multiple system hosts, filed May 14, 1998, having Ser. No. 09/079,130.
FIELD OF THE INVENTION
The present invention relates generally to bus architectures.
BACKGROUND OF THE INVENTION
A conventional computer system utilizes a bus for data transfer among the components of the system. A popular bus architecture is the PCI (Peripheral Component Interconnect) bus architecture, which includes numerous desirable features that are well known in the art. The PCI bus architecture is described, for example, in
PCI Local Bus Specification
, by the PCI Special Interest Group, 5300 N. E. Elam Young Parkway, Hillsborough, Oreg. The more recently developed CompactPCI® bus architecture is an implementation of PCI technology designed for industrial and/or embedded applications. The CompactPCI bus architecture is described in
CompactPCI Specification
, by PCI Industrial Computer Manufacturers Group (PCIMG®), 301 Edgewater Place Suite 220, Wakefield, Mass. CompactPCI and PCIMG are registered trademarks of the PCI Industrial Computer Manufacturers Group.
It would be advantageous to provide the advantages of the CompactPCI bus architecture in a highly available or fault tolerant system capable of running critical applications, such as telephone switching systems or database servers, without jeopardizing the applications with the risk of a system failure. A failure of the system host which controls bus functions on a CompactPCI bus can result in such a system failure. Accordingly, it would be desirable to have a highly available and fault tolerant system provided on a CompactPCI bus architecture which can withstand a system host failure without interrupting operation of the system.
REFERENCES:
patent: 5500891 (1996-03-01), Harrington et al.
patent: 5694615 (1997-12-01), Thapar et al.
patent: 5793987 (1998-08-01), Quackenbush et al.
patent: 5892964 (1999-04-01), Horan et al.
patent: 5903620 (1999-05-01), Kariya
patent: 5933614 (1999-08-01), Tavallaei et al.
patent: 5944807 (1999-08-01), Williams
patent: WO9408292 (1994-04-01), None
patent: 404033036A (1992-02-01), None
patent: 04125739A (1992-04-01), None
“Compact PCI Vendors Wrestle With Hot Swap” Computer Design, vol. 37, No. 1, Jan. 1, 1998, pp. 90, 92.
“Bus-Based Failure Management Takes the Systems Track” Computer Design, vol. 35, No. 11, Oct. 1, 1996, p. 57/58, 60, 62, 64.
Booklet entitled “CompactPCI Specification” by PCI Industrial Computers (Sep. 2, 1997).
Greenwood Edward
Hill Charles Christopher
Lanus Mark
Jean Frantz Blanchard
Motorola Inc.
Pickens S. Kevin
Sheikh Ayaz R.
LandOfFree
Method for switching between multiple system hosts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for switching between multiple system hosts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for switching between multiple system hosts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2528320