Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
1998-08-19
2001-06-19
Yoo, Do Hyun (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S144000, C711S145000
Reexamination Certificate
active
06249845
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention is directed to an improved data processing system and in particular for improving data cache control instructions for utilization in a data processing system. Still more particularly the present invention relates to an improved method for efficient execution of cache control instructions which operates on less bytes than the coherency granule in a Symmetrical Multiprocessing (SMP) System.
2. Description of the Related Art
Many systems for processing information include both a system memory and a cache memory. A cache memory is a relatively small, high-speed memory that stores a copy of information from one or more portions of the system memory. Frequently, the cache memory is physically distinct from the system memory. Such a cache memory can be integral with the processor device of the system (referred to as an L
1
cache) or non-integral with the processor (referred to as an L
2
cache).
Information may be copied from a portion of the system memory into the cache memory. The information in the cache memory may then be modified. Further, modified information from the cache memory can then be copied back to a portion of the system memory. Accordingly, it is important to map information in the cache memory relative to its location within system memory. Assuming selection of an appropriately sized cache memory and the efficient storage of data therein the limiting factor in cache performance is the speed of the cache memory and the ability of the system to rapidly read data from the cache memory.
In addition to using a cache memory to retrieve data, the processor may also write data directly to the cache memory instead of to the system memory. When the processor desires to write data to memory, an address tag comparison is made to determine whether the line into which data is to be written resides in the cache memory. If the line is present in the cache memory, the data is written directly into the line. This event is referred to as a cache write “hit”. If the line into which data is to be written does not exist in the cache memory, the line is either fetched into the cache memory from system memory to allow the data to be written into the cache, or the data is written directly into the system memory. This event is referred to as a cache write, “miss.”
In today's fast growing microprocessor environment, backward compatibility and the ability to run existing operating systems has become a requirement. Cache control operations, most of which are privileged instructions fall under the category of requirements that must be aligned with the existing operating systems when reading or writing into cache. There are many implications to a cache organization and control with differing cache control instruction target blocks and coherency granule size that have to be taken into consideration. This is especially true of cache control operations that are visible to the software.
In prior 32-bit PowerPC microprocessors, the processors supported 32-byte cache control instructions with a 32-byte coherency granule. However, in today's modern higher performance 32-bit microprocessor design the bus supports more than 32 byte transfers, and reads more than 32 bytes from memory. In modern processors the cache block size is at least 64 bytes, but must have the ability to write and manipulate 32 byte portions within a block. Therefore there is a need for a cache structure/control that provides an efficient method for handling the cases that arise when supporting cache control operations which affect less bytes than the coherency granule and is flexible enough to accommodate all other normal operations that are commonly performed to a cache in a processor with SMP support.
In view of the above, it should be apparent that a method and system for addressing any combination of greater coherency granules than the target of cache control instructions used by a given operating system would be highly desirable.
SUMMARY OF THE INVENTION
It is therefore one object of the present invention to provide improved data cache control instructions for utilization in a data processing system.
It is another object of the present invention to provide a method and system to improve efficient execution of cache control instructions without having to give up the data bandwidth provided by a greater byte coherency granule in a Symmetrical Multiprocessing System.
It is yet another object of the present invention to provide an improved method and system for addressing any combination of greater coherency granules than the target of cache control instructions used by a given operating system.
The foregoing objects are achieved as is now described. A method for improving data processing in an L
2
cache for symmetrical multiprocessing systems consists of efficient execution of cache control instructions without having to give up the data bandwidth provided by a larger byte coherency granule. The L
2
cache has a coherency granule size within its data array and is divided into a target sector and an alternate sector. Additionally the coherency granule has a plurality of MESI bits, which define sector write enables, and data write enables. By determining the states of the target sector and/or the alternate sector a series of L
2
cache control instructions are performed to signal the L
2
cache to hit. If a hit occurs corresponding data will be either written into or read out of a data array.
The above as well as additional objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 5253358 (1993-10-01), Thoma, III et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5414857 (1995-05-01), Jeddeloh et al.
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5450559 (1995-09-01), Begun et al.
patent: 5574922 (1996-11-01), James
patent: 5594877 (1997-01-01), Lentz et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5604865 (1997-02-01), Lentz et al.
patent: 5611071 (1997-03-01), Martinez, Jr.
patent: 0 706 134 A2 (1996-04-01), None
Nunez Jose Melanio
Petersen Thomas Albert
Bracewell & Patterson L.L.P.
England Anthony V. S.
International Business Machines - Corporation
McLean Kimberly
Yoo Do Hyun
LandOfFree
Method for supporting cache control instructions within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for supporting cache control instructions within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for supporting cache control instructions within a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2449963