Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-07-11
2006-07-11
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07076755
ABSTRACT:
A generalized method for optimizing the global placement of a VLSI chip across multiple cost metrics, such as total wire length, timing, congestion, and signal integrity is described. The method relies upon a “look ahead” technique, combined with any generic cost function that can be used to set placement directives. These placement directives include net weights and cell spreading. The method of performing the placement involves the iterative reuse of the process of successive partitioning. This iterative reuse establishes the capability of looking ahead to determine what is to happen. Based on the look ahead, it is possible to evaluate the qualities of the placement about to be generated. The method proceeds through the placement from while maintaining the current state of the placement along with the look-ahead state of the placement. Directives are generated and modified in order that the next steps applied to the current state of the placement will cause it to change to achieve an ultimate higher quality final output.
REFERENCES:
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5666290 (1997-09-01), Li et al.
patent: 5798936 (1998-08-01), Cheng
patent: 6068662 (2000-05-01), Seepanovic et al.
patent: 6070108 (2000-05-01), Andreev et al.
patent: 6075933 (2000-06-01), Pavisic et al.
patent: 6099580 (2000-08-01), Boyle et al.
patent: 6123736 (2000-09-01), Pavisic et al.
patent: 6192508 (2001-02-01), Malik et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6263478 (2001-07-01), Hahn et al.
patent: 6272668 (2001-08-01), Teene
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6415426 (2002-07-01), Chang et al.
patent: 6523161 (2003-02-01), Gopalakrishnan et al.
patent: 6557144 (2003-04-01), Lu et al.
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6601226 (2003-07-01), Hill et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
Kurzum Zahi M.
Ramji Shyam
Ren Haoxing
Villarrubia Paul
Schnurmann H. Daniel
Whitmore Stacy A.
LandOfFree
Method for successive placement based refinement of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for successive placement based refinement of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for successive placement based refinement of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3604626