Method for streamlining error connection code computation...

Details Method for streamlining error connection code computation... Method for streamlining error connection code computation...

2004-01-26

2010-10-26

Alphonse, Fritz (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S746000, C714S758000

Reexamination Certificate

active

07823044

ABSTRACT:
A method for streamlining error correction code computation while reading or programming a NAND flash memory. At least some of the illustrative embodiments are methods comprising transferring a data block between a flash memory and a memory controller, and computing an ECC for said data block while transferring the data block.

REFERENCES:
patent: 6018778 (2000-01-01), Stolowitz
patent: 6034891 (2000-03-01), Norman
patent: 6131139 (2000-10-01), Kikuchi et al.
patent: 6353553 (2002-03-01), Tamada et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6438039 (2002-08-01), Liu et al.
patent: 6510537 (2003-01-01), Lee
patent: 6580638 (2003-06-01), Conley et al.
patent: 6594792 (2003-07-01), Hladik et al.
patent: 6683817 (2004-01-01), Wei et al.
patent: 6883131 (2005-04-01), Acton
patent: 6906961 (2005-06-01), Eggleston et al.
patent: 2001/0001327 (2001-05-01), Tamura et al.
patent: 2004/0221098 (2004-11-01), Ito et al.
patent: 2005/0111567 (2005-05-01), Hsu et al.

Affiliated with

Also associated with

Rating

Method for streamlining error connection code computation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for streamlining error connection code computation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for streamlining error connection code computation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4198878