Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1999-05-07
2000-05-02
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438584, 438585, 438614, 438622, 438628, H01L 2128
Patent
active
060572183
ABSTRACT:
The present invention discloses a method for simultaneously manufacturing a poly gate and a polycide gate which requires only one gate oxide layer deposition and one polysilicon layer deposition steps by incorporating a protective layer, primarily an oxide layer, which acts as a mask of a silicide. The present invention not only simplifies the process but also avoids a residual spacer in the gate. The advantages also includes widening the process window, controlling the gate channel and avoiding the gate top loss.
REFERENCES:
patent: 5604157 (1997-02-01), Dai et al.
Kuo Chen-Jen
Liao Chih-Cherng
Yu Jiunn-Liang
Bowers Charles
Kilday Lisa
Vanguard International Semiconductor Corporation
LandOfFree
Method for simultaneously manufacturing poly gate and polycide g does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for simultaneously manufacturing poly gate and polycide g, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for simultaneously manufacturing poly gate and polycide g will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1593449