Electrical computers and digital data processing systems: input/ – Interrupt processing – Multimode interrupt processing
Reexamination Certificate
2006-10-31
2006-10-31
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Interrupt processing
Multimode interrupt processing
C710S262000, C712S244000, C713S164000, C713S166000
Reexamination Certificate
active
07130951
ABSTRACT:
A method of controlling a secure execution mode-capable processor includes allowing a plurality of interrupts to interrupt the secure execution mode-capable processor when the secure execution mode-capable processor is operating in a non-secure execution mode. The method also includes disabling the plurality of interrupts from interrupting the secure execution mode-capable processor when the secure execution mode-capable processor is operating in a secure execution mode.
REFERENCES:
patent: 4787031 (1988-11-01), Karger et al.
patent: 4930068 (1990-05-01), Katayose et al.
patent: 5148544 (1992-09-01), Cutler et al.
patent: 5218712 (1993-06-01), Cutler et al.
patent: 5818939 (1998-10-01), Davis
patent: 5844986 (1998-12-01), Davis
patent: 5987604 (1999-11-01), Edrich
patent: 6327652 (2001-12-01), England et al.
patent: 6330670 (2001-12-01), England et al.
patent: 6507904 (2003-01-01), Ellison et al.
patent: 6854046 (2005-02-01), Evans et al.
patent: 6957332 (2005-10-01), Ellison et al.
patent: 2002/0002673 (2002-01-01), Narin
patent: 2003/0041250 (2003-02-01), Proudler
patent: 2003/0084346 (2003-05-01), Kozuch et al.
patent: 2003/0140205 (2003-07-01), Dahan et al.
patent: 2003/0200402 (2003-10-01), Willman et al.
patent: 2003/0200405 (2003-10-01), Willman et al.
patent: 2003/0226014 (2003-12-01), Schmidt et al.
patent: 1 209 563 (2001-11-01), None
patent: WO 200175565 (2001-10-01), None
Intel Corporation; “Intel Architecture Software Developer's Manual vol. 1: Basic Architecture”; Intel Corporation; 1999; pp. 2-7 through 2-10.
Intel Corporation; “Intel Architecture Software Developer's Manual vol. 3: System Programming”; Intel Corporation; 1999; varies pages.
Collins, Robert R.; “The Secrets of System Management Mode”; Dr. Dobb's Journal; Mar. 1997.
Yee, Bennet; “Using Secure Coprocessors”; Carnegie Mellon University; CMU-CS-94-149; May 1994; all pages.
“Microsoft Scheme for PC Security Faces Flak”, Merritt,EE Times, Issue 1227, Jul. 15, 2002.
U.S. Appl. No. 10/419,084.
U.S. Appl. No. 10/429,132.
U.S. Appl. No. 10/654,734.
U.S. Appl. No. 10/419,085.
U.S. Appl. No. 10/419,086.
U.S. Appl. No. 10/419,038.
U.S. Appl. No. 10/419,083.
U.S. Appl. No. 10/419,090.
U.S. Appl. No. 10/419,121.
U.S. Appl. No. 10/419,122.
U.S. Appl. No. 10/419,120.
Christie David S.
McGrath Kevin J.
Strongin Geoffrey S.
Advanced Micro Devices , Inc.
Curran Stephen J.
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Myers Paul R.
LandOfFree
Method for selectively disabling interrupts on a secure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for selectively disabling interrupts on a secure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for selectively disabling interrupts on a secure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3645761