Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-06-27
2006-06-27
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C713S002000
Reexamination Certificate
active
07069472
ABSTRACT:
A method for easily restoring CMOS parameters in a computer having a multi-function power button is provided. In one embodiment, the method for restoring CMOS parameter values in a computer includes (a) pressing the power button for a predetermined time delay while the computer is performing a power-on self test (“POST”), thereby placing the computer in an OFF state; and (b) momentarily pressing the power button to turn on the computer. Pressing the power button for four seconds preferably invokes a power button override function. The power button override function unconditionally forces the computer to a “soft-off” state. The BIOS is preferably configured to determine if the power-override function was invoked during the POST in the previous boot-up, and if so, to replace the CMOS parameter values with backup parameter values before proceeding with the current boot-up. The CMOS parameter values are preferably backed up only if they have changed and the BIOS has successfully completed the POST procedure with the changed values. This ensures that the backup values will allow the computer to boot when CMOS parameter restoration is needed.
REFERENCES:
patent: 5463764 (1995-10-01), Mueller
patent: 5463766 (1995-10-01), Schieve et al.
patent: 5822581 (1998-10-01), Christeson
patent: 6014758 (2000-01-01), Poisner
patent: 6018806 (2000-01-01), Cortopassi et al.
patent: 6052800 (2000-04-01), Gentile et al.
patent: 6081892 (2000-06-01), Lomas
patent: 6240519 (2001-05-01), James et al.
patent: 6363492 (2002-03-01), James et al.
patent: 6393586 (2002-05-01), Sloan et al.
patent: 6421792 (2002-07-01), Cromer et al.
patent: 6487464 (2002-11-01), Martinez et al.
patent: 2002/0162052 (2002-10-01), Lewis
System Management, Intel 440BX AGPset Technical Information Center—System Management, Intel Corporation, 2000 (pp. 1-7).
System Management, Intel 430TX PCIset Technical Information Center—System Management, Intel Corporation, 2000 (pp. 1-7, 18).
Advanced Configuration and Power Interface Specification, Intel Microsoft Toshiba Revision 1.0 Dec. 22, 1996 (pp. 4-47 through 4-52).
Hess Randall L.
James Don R.
Piwonka Mark A.
Baderman Scott
Hewlett--Packard Development Company, L.P.
Lohn Joshua
LandOfFree
Method for restoring CMOS in a jumperless system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for restoring CMOS in a jumperless system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for restoring CMOS in a jumperless system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3704049