Method for resetting a resistive change memory element

Details Method for resetting a resistive change memory element Method for resetting a resistive change memory element

2011-08-16

2011-08-16

Mai, Son L (Department: 2827)

Static information storage and retrieval

Systems using particular element

Resistive

C365S100000, C365S163000

Reexamination Certificate

active

08000127

ABSTRACT:
A method of resetting a resistive change memory element is disclosed. The method comprises performing a series of programming operations—for example, a programming pulse of a predetermined voltage level and pulse width—on a resistive change memory element in order to incrementally increase the resistance of the memory element above some predefined threshold. Prior to each programming operation, the resistive state of the memory element is measured and used to determine the parameters used in that programming operation. If this measured resistance value is above a first threshold value, the memory element is determined to already be in a reset state and no further programming operation is performed. If this measured resistance value is below a second threshold value, this second threshold value being less than the first threshold value, a first set of programming parameters are used within the programming operation. If this initial value is above the second threshold value but below the first threshold value, a second set of programming parameters are used within the programming operation.

REFERENCES:
patent: 6422450 (2002-07-01), Zhou et al.
patent: 6423583 (2002-07-01), Avouris et al.
patent: 6528020 (2003-03-01), Dai et al.
patent: 6808746 (2004-10-01), Dai et al.
patent: 6888773 (2005-05-01), Morimoto
patent: 6890780 (2005-05-01), Lee
patent: 6894359 (2005-05-01), Bradley et al.
patent: 6899945 (2005-05-01), Smalley et al.
patent: 6918284 (2005-07-01), Snow et al.
patent: 6919592 (2005-07-01), Segal et al.
patent: 6919740 (2005-07-01), Snider
patent: 6921575 (2005-07-01), Horiuchi et al.
patent: 7015500 (2006-03-01), Choi et al.
patent: 7161403 (2007-01-01), Bertin
patent: 7382647 (2008-06-01), Gopalakrishnan
patent: 7826248 (2010-11-01), Xi et al.
patent: 7924601 (2011-04-01), Aoki
patent: 2002/0175390 (2002-11-01), Goldstein et al.
patent: 2004/0031975 (2004-02-01), Kern et al.
patent: 2004/0132070 (2004-07-01), Star et al.
patent: 2004/0266106 (2004-12-01), Lee
patent: 2005/0212014 (2005-09-01), Horibe et al.
patent: 2006/0203542 (2006-09-01), Kurotsuchi et al.
patent: 2006/0250843 (2006-11-01), Bertin et al.
patent: 2006/0250856 (2006-11-01), Bertin et al.
patent: 2006/0258122 (2006-11-01), Whitefield et al.
patent: 2006/0264053 (2006-11-01), Yates
patent: 2006/0281256 (2006-12-01), Carter et al.
patent: 2006/0281287 (2006-12-01), Yates et al.
patent: 2006/0292716 (2006-12-01), Gu et al.
patent: 2007/0195590 (2007-08-01), Sugita
patent: 2008/0012047 (2008-01-01), Bertin et al.
patent: 2008/0142850 (2008-06-01), Bertin et al.
patent: 2008/0157126 (2008-07-01), Bertin et al.
patent: 2008/0159042 (2008-07-01), Bertin et al.
patent: 2008/0266933 (2008-10-01), Chen et al.
patent: 2009/0225583 (2009-09-01), Lee et al.
patent: 2010/0027315 (2010-02-01), Kim
patent: 2010/0091551 (2010-04-01), Hosono et al.
patent: 2011/0051497 (2011-03-01), Kim et al.
Avouris, P., et al., “Carbon Nanotube Electronics,” Chemical Physics, 2002, vol. 284, pp. 429-445.
Awano, Y., “Graphene for VLSI: FET and Interconnect Applications” IEDM 2009 Technical Digest, pp. 10.1.1-10.1.4.
Brown, K.M. “System in package “The Rebirth of SIP”,” 2004 IEEE Custom Integrated Circuits Conference, May 2004.
Collins, P. G. et al., “Engineering Carbon Nanotubes and Nanotube Circuits Using Electrical Breakdown”, Science, vol. 292, pp. 706-709, Apr. 27, 2001.
Crowley, M. et al., “512 Mb PROM with 8 layers of antifuse/Diode cells,” IEEE International Solid-State Circuits Conference, vol. XLVI, pp. 284-285, Feb. 2003.
Cui, J.B. et al., “Carbon nanotube memory devices of high charge storage stability,” Applied Physics Letters, vol. 81, No. 17, Oct. 21, 2002, pp. 3260-3262.
Derycke, V., et al., “Carbon Nanotube Inter- and Intramolecular Logic Gates,”Nano Letters, Sep. 2001, vol. 1, No. 9, pp. 453-456.
Fuhrer, M.S. et al., “High-Mobility Nanotube Transistor Memory,” Nano Letters, 2002, vol. 2, No. 7, pp. 755-759.
Hone, J., “Phonons and Thermal Properties of Carbon Nanotubes”,Carbon Nanotubes, Topics Appl. Phys., vol. 80, pp. 273-286, 2001.
Huai, Y. “Spin-Transfer Torque MRAM (STT-MTAM): Challenges and Prospects” AAPS Bulletin Dec. 2008, vol. 18, No. 6, pp. 33-40.
Jiang, Y. et al., “Performance Breakthrough in 8nm Gate-All-Around Length Gate-All-Around Nanowire Transistors using Metallic Nanowire Contacts” 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 34-35.
Johnson, R. Colin, “IBM fellow unrolls blueprint for nano”,EETimes, Mar. 6, 2006, 3 pages, http://www.eetimes.com/showArticle.jhtml?articleID=181500304.
Kianian, S. et al., “A 3D Stackable Carbon Nanotube-based Nonvolatile Memory (NRAM),” ESSDERC, Jun. 14, 2010, Nantero, Inc.
Kong, J. et al., “Quantum Interference and Ballistic Transmission in Nanotube Electron Waveguides”,The American Physical Society, vol. 87, No. 10, pp. 106801-1-106801-4, Sep. 3, 2001.
Langer, L. et al., “Electrical Resistance of a Carbon Nanotube Bundle,” J. Mater. Res. vol. 9, No. 4, Apr. 1994, 6 pages.
Novak, J.P. et al., “Nerve agent detection using networks of single-walled carbon nanotubes,” Applied Physics Letters, vol. 83, No. 19, Nov. 10, 2003, pp. 4026-4028.
Onoa et al., “Bulk Production of singly dispersed carbon nanotubes with prescriped lengths”,Nanotechnology, vol. 16, pp. 2799-2803, 2005.
Rueckes, T., et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing,” Science, Jul. 7, 2000, vol. 289, pp. 94-97.
Servalli, G. “A 45nm Generation Phase Change Memory Technology,” IEDM 2009 Technical Digest, pp. 5.7.1-5.7.4.
Snow, E.S. et al., “Random networks of carbon nanotubes as an electronic material,” Applied Physics Letters, vol. 82, No. 13, Mar. 31, 2003, pp. 2145-2147.
Star, A. et al., “Nanoelectronic Carbon Dioxide Sensors,” Adv. Mater. 2004, 16, No. 22, Nov. 18, pp. 2049-2052.
Star, A. et al., “Nanotube Optoelectronic Memory Devices,” Nano Letters, 2004, vol. 4, No. 9, pp. 1587-1591.
Zhou, Y. et al., “p-Channel, n-Channel Thin Film Transistors and p-n Diodes Based on Single Wall Carbon Nanotube Networks,” Nano Letters, 2004, vol. 4, No. 10, pp. 2031-2035.

Affiliated with

Also associated with

Rating

Method for resetting a resistive change memory element does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for resetting a resistive change memory element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for resetting a resistive change memory element will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2668963