Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2006-06-27
2006-06-27
Dang, Trung (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S592000, C438S595000
Reexamination Certificate
active
07067408
ABSTRACT:
A semiconductor device and a method for releasing stress exerted while fabricating the semiconductor device. The method for releasing the stress, includes forming a stack layer deposited on a semiconductor sequentially with a gate oxide layer, a poly-silicon layer, a tungsten layer, and a hard mask; selectively oxidizing, wherein only the poly-silicon layer of the stack layer is oxidized; heat treating for releasing stress exerted during the selective oxidation process; and forming a gate sealing nitride layer on the stack layer heat-treated.
REFERENCES:
patent: 5308655 (1994-05-01), Eichman et al.
patent: 6214680 (2001-04-01), Quek et al.
patent: 6380044 (2002-04-01), Talwar et al.
patent: 6455383 (2002-09-01), Wu
patent: 6599821 (2003-07-01), Lee
patent: 2002/0137321 (2002-09-01), Ku et al.
patent: 2002/0197837 (2002-12-01), Kwak et al.
patent: 2003/0073290 (2003-04-01), Ramkumar et al.
patent: 2001-094105 (2001-04-01), None
patent: 2002-170954 (2002-06-01), None
patent: 1020020072654 (2002-09-01), None
RD290097A Jun. 1998.
Wolf, “Silicon Processing For The VLSI Era”, vol. 1: Process Technology, Lattice Press, 1986, p. 169.
Hong Byung-Seop
Oh Jae-Geun
Blakely & Sokoloff, Taylor & Zafman
Dang Trung
Hynix / Semiconductor Inc.
LandOfFree
Method for releasing stress during semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for releasing stress during semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for releasing stress during semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3671498