Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-03-13
2007-03-13
Nguyen, Ha (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S199000, C438S685000
Reexamination Certificate
active
10966141
ABSTRACT:
One embodiment of the invention relates to a method for fabricating a semiconductor device having a semiconductor structure with a silicon region which forms at least one connection region in and/or on a surface of a substrate. The method comprises forming a metal cluster layer from a first, non-siliciding metal, followed by the deposition of a metal layer consisting of a second, siliciding metal. A subsequent heat treatment is responsible for forming a metal silicide from the second metal, the atoms of the first metal being displaced in a direction substantially perpendicular to the surface of the substrate. According to one embodiment of the invention, the atoms of the first metal are displaced by the Kirkendall effect to beneath the metal silicide. If an MOST, for example, is being fabricated, this has advantages both at the location of the source and drain region and at the location of the gate electrode.
REFERENCES:
patent: 5851891 (1998-12-01), Dawson et al.
patent: 6177319 (2001-01-01), Chen
patent: 6211000 (2001-04-01), Spikes et al.
patent: 6281556 (2001-08-01), Gerritsen et al.
patent: 6372566 (2002-04-01), Kittl et al.
patent: 6440806 (2002-08-01), Xiang
patent: 6936508 (2005-08-01), Visokay et al.
patent: 2002/0011636 (2002-01-01), Inoue et al.
patent: 0651076 (1995-05-01), None
patent: WO 03/075330 (2003-09-01), None
Journal of Materials Research, vol. 12, Nos. 1-12 (1997).
Maszara et al., “Transistors with Dual Work Function Metal Gates by Single Full Silicidation (FUSI) of Polysilicon Gates”, (2002) IEEE pp. 367-370.
Henricus van Dal Marcus Johannes
Hooker Jacob Christopher
Lander Robert
Interuniversitair Microelektronica Centrum (IMEC)
Knobbe Martens Olson & Bear LLP
Koninklijke Philips Electronics , N.V.
Lee Cheung
Nguyen Ha
LandOfFree
Method for reducing the contact resistance of the connection... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing the contact resistance of the connection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing the contact resistance of the connection... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3806453