Method for reducing standard delay format file size

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

10710420

ABSTRACT:
A method for reducing standard delay format (SDF) file size is disclosed. The state-dependent descriptions in cell descriptions of the SDF file, which are not intended to be used, are removed by referring to a design description of an integrated circuit design. Therefore, the SDF file size is reduced and the simulation result generated by a simulator is not affected with the reduced SDF file.

REFERENCES:
patent: 6857110 (2005-02-01), Rupp et al.
patent: 2003/0125917 (2003-07-01), Rich et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for reducing standard delay format file size does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing standard delay format file size, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing standard delay format file size will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3892335

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.