Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-24
2006-10-24
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07127698
ABSTRACT:
A method of making a reticle. Design data, i.e., GDSII data is read in, then a scribe or frame is built, and the design is placed in the scribe. Then, Boolean operations, sizing, OPC corrections and phase shifting are performed, as needed, perhaps using third party tools. Then, the GDS data is sorted, and a new GDS hierarchy is created where each mask layer can be generated as one mask making pattern, i.e., new cells are created representing each masking image location on the reticle, each new cell is placed in a topcell, then a gds2 file is produced where the gds2 file can be used to create a reticle or can be used to create reticle making data.
REFERENCES:
patent: 5450332 (1995-09-01), Criscuoli et al.
patent: 6047116 (2000-04-01), Murakami et al.
patent: 6056785 (2000-05-01), Chisaka
patent: 6330708 (2001-12-01), Parker et al.
patent: 6463577 (2002-10-01), Omata et al.
patent: 6757878 (2004-06-01), Srinivasan et al.
patent: 6862725 (2005-03-01), Takagi et al.
patent: 2002/0148978 (2002-10-01), Innes et al.
patent: 2004/0181769 (2004-09-01), Kochpatcharin et al.
Lin Sun James
LSI Logic Corporation
Trexler, Bushnell Giangiorgi, Blackstone & Marr, Ltd.
LandOfFree
Method for reducing reticle set cost does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing reticle set cost, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing reticle set cost will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3673491