Method for reducing power consumption of processor

Details Method for reducing power consumption of processor Method for reducing power consumption of processor

2006-03-23

2011-11-01

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C713S310000, C713S321000, C713S322000, C713S323000, C713S324000, C713S330000, C713S340000, C700S029000

Reexamination Certificate

active

08051310

ABSTRACT:
A method for reducing power consumption of a processor is disclosed comprising steps of applying time-frequency transformation to a plurality of load values of the processor to obtain the feature sampling cycle of the processor, and adjusting the voltage/frequency of the processor based on said feature sampling cycle. With the method of the present invention, the processor load value in next time interval can be accurately predicted, and thus the voltage/frequency of the processor in the next time interval can be adjusted on the basis of the load value.

REFERENCES:
patent: 5630148 (1997-05-01), Norris
patent: 6425086 (2002-07-01), Clark et al.
patent: 6845456 (2005-01-01), Menezes et al.
patent: 7062394 (2006-06-01), Sun
patent: 2002/0087611 (2002-07-01), Tanaka et al.
patent: 2003/0009702 (2003-01-01), Park
patent: 2006/0253715 (2006-11-01), Ghiasi et al.
patent: 2007/0168055 (2007-07-01), Hsu et al.
patent: 2009/0144572 (2009-06-01), Rozen et al.
patent: 1150845 (1997-05-01), None
patent: 1396509 (2003-02-01), None
patent: 2002-202959 (2002-07-01), None
patent: 2002-44694 (2003-08-01), None
patent: 2002-99433 (2003-09-01), None
patent: 2005/066795 (2005-07-01), None
Dirk Grunwald etal, “Policies for Dynamic Clock Scheduling”, Proceedings of the 4th Conference on Symposium on Operating System Design & Implementation, vol. 4, 2000.
International Search Report from PCT/CN2006/000478 dated Oct. 26, 2006 (3 pages).
Written Opinion from PCT/CN2006/000478 dated Oct. 26, 2006 (4 pages).
Extended European Search Report issued Jan. 5, 2009, by the European Patent Office in European Patent Application EP-06722130.9-2212 (8 pages).
Smith, Steven W.: “The Scientist and Engineer's Guide to Digital Signal Processing”; California Technical Publishing, San Diego, CA (1997); XP-002507539; ISBN: 0-9660176-3-3; pp. 141-184.
Liu, Xiaotao, et. al., “A Time Series-based Approach for Power Management in Mobile Processors and Disks”; Proceedings of the 14th ACM Workshop on Network and Operating System Support for Audio and Video; Jun. 18, 2004; XP002507538; pp. 74-79.
Stoica, Petre, et. al., “High-Order Yule-Walker Equations for Estimating SinuSoidal Frequencies: The Complete Set of Solutions”; Signal Processing, Elsevier Scient Publishers B.V. Amsterdam, NL; vol. 20, No. 3, Jul. 1, 1990; XP024223040; pp. 257-263.
EPO Communication dated Mar. 11, 2010, issued by the European Patent Office in Application No. EP-06722130.9 (5 pages) (Note: References D1 through D4 were previously submitted to the USPTO in the Supplemental IDS filed May 26, 2009.).
Willis, Dr. M. J., “Proportional-Integral-Derivative Control”; XP-002447926, 19991006 (Oct. 6, 1999); pp. 1-13.
Official Action dated Jan. 25, 2011, issued by the Japan Patent Office for related Japanese Patent Application No. JP 2008-547825 (3 pages).
espacenet English Abstract for JP 2002-044694 (1 page).
espacenet English Abstract for JP 2002-099433 (1 page).
espacenet English Abstract for JP 2002-202959 (1 page).

Affiliated with

Also associated with

Rating

Method for reducing power consumption of processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing power consumption of processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing power consumption of processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4266703