Method for reducing power consumption of integrated circuit

Details Method for reducing power consumption of integrated circuit Method for reducing power consumption of integrated circuit

2011-03-29

2011-03-29

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Optimization

C716S110000, C716S114000, C716S104000

Reexamination Certificate

active

07917880

ABSTRACT:
A method for reducing power consumption for an integrated circuit comprises the steps of (1) providing (i) a clock tree wherein the clock tree comprises a clock source, a plurality of clock sinks, and a plurality of internal nodes, (ii) the physical locations of the clock source, the clock sinks, and physical location of a gating-signal control logic circuit, (iii) the activity information of the sinks; (2) recursively determining a merging segment set containing merging segments for each internal node and computing switched capacitance of a subtree rooted at each internal node in a bottom up manner, wherein the merging segments have the same signal delay for the clock sinks in a subtree rooted at each internal node; and (3) recursively determining a location for each internal node selected from the merging segment set in a top down manner on a basis that the switched capacitance of a subtree rooted at each internal node is minimum.

REFERENCES:
patent: 6230300 (2001-05-01), Takano
patent: 6321185 (2001-11-01), Takahashi
patent: 6536024 (2003-03-01), Hathaway
patent: 6718523 (2004-04-01), Hathaway et al.
patent: 7725848 (2010-05-01), Nebel et al.
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2003/0009733 (2003-01-01), Hathaway et al.
patent: 2005/0204316 (2005-09-01), Nebel et al.
Amir H Farrahi et al.,; Activity-Driven Clock Design; Journal; Jun. 2001; pp. 705-714; vol. 20, No. 6; IEEE transactions on computer-aided design of integrated circuits and systems.
David Garrett et al.,; Challenges in Clockgating for a Low Power ASIC Methodology; Journal; 1999; pp. 176-181; ACM.
Takeshi Kitahara et al.,; A Clock-Gating Method for Low-Power LSI Design; Journal; 1998; pp. 307-312; IEEE.
Jaewon Oh et al.,; Gated Clock Routing for Low-Power Microprocessor Design; Journal; Jun. 2001; pp. 715-722; vol. 20, No. 6; IEEE transactions on computer-aided design of integrated circuits and systems.
Ting-Hai Chao et al.,; Zero Skew Clock Routing with Minimum Wirelength; Journal; Nov. 1992; pp. 799-814; vol. 39, No. 11; IEEE Transactions on circuits and system-ii: analog and digital signal processing.

Affiliated with

Also associated with

Rating

Method for reducing power consumption of integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing power consumption of integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing power consumption of integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2649700