Method for reducing number of writes in a cache memory

Details Method for reducing number of writes in a cache memory Method for reducing number of writes in a cache memory

2011-06-21

2011-06-21

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711SE12026

Reexamination Certificate

active

07966456

ABSTRACT:
Disclosed is a method for reducing number of writes in a write-back non-volatile cache memory. The method comprises: writing a plurality of data in the cache memory, wherein cache lines meta data for each of the plurality of data is marked as dirty; determining a set of data of the plurality of the data in the cache memory to be flushed to a hard disk, wherein the hard disk is operatively coupled to the cache memory; flushing the set of data of the plurality of data to the hard disk from the cache memory; and writing a clean-marker to the cache memory specifying which of the plurality of the data has been flushed to the disk.

REFERENCES:
patent: 5448719 (1995-09-01), Schultz et al.
patent: 2006/0047888 (2006-03-01), Nishihara et al.

Affiliated with

Also associated with

Rating

Method for reducing number of writes in a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing number of writes in a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing number of writes in a cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625005