Semiconductor device manufacturing: process – Radiation or energy treatment modifying properties of... – Ionized irradiation
Reexamination Certificate
2003-03-06
2004-04-20
Ghyka, Alexander (Department: 2812)
Semiconductor device manufacturing: process
Radiation or energy treatment modifying properties of...
Ionized irradiation
C438S308000, C438S723000, C438S795000
Reexamination Certificate
active
06723666
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method of manufacturing semiconductor devices comprising MOS-type transistors and integrated circuits exhibiting improved quality, e.g., improved channel carrier mobility, high transistor drive current and improved circuit performance. The present invention is particularly applicable in fabricating high density integration semiconductor devices with a design rule less than 0.12 micron.
BACKGROUND OF THE INVENTION
The escalating requirements for high density and performance associated with ultralarge-scale integration (ULSI) semiconductor devices require a design rule of about 0.12 micron and below, increased transistor and circuit speeds, high reliability and quality, and increased manufacturing throughput for economic competitiveness. The reduction of design rules to 0.12 micron and below challenges the limitations of conventional semiconductor manufacturing techniques.
High performance microprocessor applications require rapid speed of semiconductor circuitry. A limitation on the drive current of a transistor stems from reduced carrier mobility, i.e., electron or hole mobility, in the channel region of a MOSFET. The reduction of channel carrier mobility reduces the drive current and performance of the circuit.
Accordingly, there exists a need for efficient, cost-effective methodology enabling the fabrication of MOS devices exhibiting improved transistor drive current and circuit performance and high gate dielectric reliability. There exists a particular need for such methodology for fabricating semiconductor devices having a design rule of about 0.12 micron and under which is compatible with conventional process flow for improved efficiency and increased manufacturing throughput.
DISCLOSURE OF THE INVENTION
An advantage of the present invention is an improved method of fabricating semiconductor devices which exhibit increased channel carrier mobility, improved transistor drive current, improved circuit performance and improved gate dielectric reliability.
Additional advantages and other features of the present invention will be set forth in the description that follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.
According to an aspect of the present invention, the foregoing and other advantages are achieved in part by a method of manufacturing a semiconductor device, the method comprising: forming a gate oxide layer on an upper surface of a semiconductor substrate, the gate oxide layer having an upper surface with surface imperfections; and treating the upper surface of the gate oxide layer with an oxygen-containing plasma to reduce the surface imperfections.
Embodiments of the present invention comprise thermally oxidizing the upper surface of a silicon-containing semiconductor substrate to form the gate oxide layer having surface imperfections, such as an average surface roughness (Ar) of 2 Å or greater, and then treating the upper surface with the oxygen-containing plasma to reduce the surface imperfections resulting in a plasma treated gate oxide layer having an upper surface with an average surface roughness less than 1 Å. Subsequent processing is conducted in a conventional manner to form a gate electrode and source/drain regions, thereby completing the MOSFET.
Additional advantages and aspects of the present invention will become readily apparent to those skilled in the art from the following detailed description, wherein only the preferred embodiment of the present invention is shown and described, simply by way of illustration of the best mode contemplated for carrying out the present invention. As will be described, the present invention is capable of other and different embodiments, and its several details are susceptible of modification in various obvious respects, all without departing from the spirit of the present invention. Accordingly, the drawing and description art to be regarded as illustrative in nature, and not as restrictive.
REFERENCES:
patent: 5556806 (1996-09-01), Pan et al.
patent: 6159861 (2000-12-01), Asai et al.
patent: 6287988 (2001-09-01), Nagamine et al.
patent: 6372671 (2002-04-01), Fortin
patent: 6402974 (2002-06-01), Trevor et al.
patent: 6432835 (2002-08-01), Yunogami et al.
patent: 6555485 (2003-04-01), Liu et al.
patent: 6649538 (2003-11-01), Cheng et al.
patent: 2003/0100155 (2003-05-01), Lim et al.
En William G.
Fisher Philip A.
Advanced Micro Devices , Inc.
Ghyka Alexander
LandOfFree
Method for reducing gate oxide surface irregularities does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing gate oxide surface irregularities, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing gate oxide surface irregularities will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3265033