Adhesive bonding and miscellaneous chemical manufacture – Methods – Surface bonding and/or assembly therefor
Reexamination Certificate
2005-01-11
2005-01-11
Cole, Elizabeth M. (Department: 1771)
Adhesive bonding and miscellaneous chemical manufacture
Methods
Surface bonding and/or assembly therefor
C156S166000, C442S103000, C442S180000, C442S247000, C442S251000, C442S255000, C442S252000, C442S253000, C442S262000
Reexamination Certificate
active
06841026
ABSTRACT:
A simple, inexpensive, drillable, reduced CTE laminate and circuitized structures comprising the reduced CTE laminate, is provided. One embodiment of the reduced CTE laminate comprises: from about 40% to 75%, preferably from about 55% to 65%, by weight resin; from about 0.05% to 0.3%, preferably from about 0.08% to 0.10%, by weight curing agent; from about 25% to 60%, preferably from about 30% to 40%, by weight, woven cloth; from about 1% to 15%, preferably from about 5% to 10%, by volume, non-woven quartz mat. The method for making reduced CTE laminate and laminate structures comprises the following steps: providing non-woven quartz mat; providing a prepreg, preferably B-stage cured to not more than about 40%, preferably not more than 30% of full cure; sandwiching the non-woven quartz mat between two layers of prepreg, and reflowing the resin of the prepreg into the quartz mat.
REFERENCES:
patent: 3987230 (1976-10-01), Gaku et al.
patent: 4414264 (1983-11-01), Olson
patent: 4428995 (1984-01-01), Yokono et al.
patent: 4513055 (1985-04-01), Leibowitz
patent: 4650922 (1987-03-01), McPherson
patent: 5217796 (1993-06-01), Kasai et al.
patent: 5350621 (1994-09-01), Yuhas et al.
patent: 5401349 (1995-03-01), Goetz et al.
patent: 2224293 (1974-10-01), None
patent: 2224293 (1974-12-01), None
IBM Research Disclosure N252 04-85 “Dry Process of Laminating Boards” by Chellis, et al, Apr. 1985.*
IBM TEchnical Disclosure Bulletin 09-84 p. 1964, “Substrate for Surface Solder Devices” by Chellis, et al.*
IBM Technical Bulletin 04-78, “Prepreg Manufacturing Process” by Haining, et al.*
IBM Research Disclosure N252 04-85 “Dry Process for Laminating Boards” by Chellis, et al. Apr. 1985.
IBM Technical Disclosure Bulletin 09-84 p. 1964, “Substrate for Surface Solder Devices” by Chellis, et al.
IBM Technical Disclosure Bulletin 04-78, “Prepreg Manufacturing Process” by Haining, et al.
Blumberg Lawrence Robert
Japp Robert Maynard
Rudik William John
Surowka John Frank
Cole Elizabeth M.
Daugherty Patrick J.
Driggs Lucas Brubaker & Hogg Co. LPA
International Business Machines - Corporation
LandOfFree
Method for reducing coefficient of thermal expansion in chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing coefficient of thermal expansion in chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing coefficient of thermal expansion in chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3390861