Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Patent
1996-10-23
1997-11-11
Duda, Kathleen
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
430315, 430330, 430394, G03F 720
Patent
active
056862237
ABSTRACT:
A lithographic patterning process uses multiple exposures to provide for relatively reduced pitch for features of a single patterned layer. A first imaging layer is exposed to radiation in accordance with a first pattern and developed. The resulting patterned layer is stabilized. A second imaging layer is subsequently formed to surround the first patterned layer, exposed to radiation in accordance with a second pattern, and developed to form a second patterned layer. As the first patterned layer has been stabilized, the first patterned layer remains with the second patterned layer to produce a single patterned layer. For another embodiment, a single imaging layer is patterned by exposure to radiation in accordance with two separate patterns. An exposed portion of the imaging layer is suitably stabilized to withstand subsequent lithographic process steps.
REFERENCES:
patent: 4548688 (1985-10-01), Matthews
patent: 4775609 (1988-10-01), McFarland
patent: 4814243 (1989-03-01), Ziger
patent: 4826756 (1989-05-01), Orvek
patent: 4859573 (1989-08-01), Maheras
patent: 4904866 (1990-02-01), Collins et al.
patent: 4908656 (1990-03-01), Suwa et al.
patent: 4931351 (1990-06-01), McColgin et al.
patent: 4985374 (1991-01-01), Tsuji
patent: 5158910 (1992-10-01), Cooper et al.
patent: 5219787 (1993-06-01), Carey et al.
patent: 5270236 (1993-12-01), Rosner
patent: 5300403 (1994-04-01), Angelopolus et al.
patent: 5319247 (1994-06-01), Matsuura
patent: 5320932 (1994-06-01), Haraguchi
patent: 5352630 (1994-10-01), Kim et al.
Fukase, et al, "A Margin-Free Contact Process Using An Al203 Etch-Stop Layer For High Density Devices", IEDM, Apr. 1992, pp. 837-840.
Ueno, et al., "A High Quarter-Micron Planarized Interconnection Technology With Self-Aligned Plug", IEDM, Apr. 1992, pp. 305-308.
Kusters, et al., "A High Density 4Mbit dRAM Process Using A Fully Overlapping Bitline Contact (FoBIC) Trench Cell", 1987 Symposium on VLSI Technology Digest of Technical Papers, May 18-21, 1987/Karuizawa, pp. 93-94.
Kakumu, et al., "PASPAC (Planarized A1/Silicide/Poly Si with Self Aligned Contact) with Low Contact Resistance and High Reliability in CMOS LSls", 1987 Symposium on VLSI Technology Digest of Technical Papers, May 18-21, 1987/Karuizawa, pp. 77-78.
Kenny, et al., "A Buried-Plate Trench Cell for a 64-Mb DRAM", 1992 Symposium on VLSI Technology Digest of Technical Papers, Apr. 1992, pp. 14-15.
Subbanna, et al., "A Novel Borderless Contact/Interconnect Technology Using Aluminum Oxide Etch Stop for High Performance SRAM and Logic", Dec. 1993, pp. 441-444.
Kusters, et al., "A Stacked Capacitor Cell with a Fully Self-Aligned Contact Process for High-Density Dynamic Random Access Memories", Journal of the Electrochemical Society, vol. 139, No. 8, Aug. 1992, pp. 2318-2321.
"Method for Forming Via Hole Formation", IBM Technical Disclosure Bulletin, vol. 34, No. 10A, Mar. 1992, pp. 219-220.
"Self-Aligned, Borderless Polysilicon Contacts Using Polysilicon Pillars", IBM Technical Disclosure Bulletin, vol. 35 No. 2, Jul. 1992, pp. 480-483.
S. Wolf, Ph.D., et al., "Silicon Processing for the VLSI Era, vol. I: Process Technology", Lithography I: Optical Resist Materials and Process Technology, 1986, pp. 453-454.
S. Wolf, Ph.D., "Silicon Processing for the VLSI Era, vol. 2: Process Integration", Multilevel-Interconnect Technology for VLSI & ULSI, 1992, pp. 222-237.
"Method to Incorporate Three Sets of Pattern Information in Two Photomasking Steps," IBM Technical Disclosure Bulletin, vol. 32, No. 8A, pp. 218-219 (Jan. 1990).
"Dual-Image Resist for Single-Exposure Self-Aligned Processing," IBM Technical Disclosure Bulletin, vol. 33, No. 2, pp. 447-449 (Jul. 1990).
"Complementary Selective Writing by Direct-Write E-Beam/Optical Lithography Using Mixed Positive and Negative Resist," IBM Technical Disclosure Bulletin, vol. 33, No. 3A, pp. 62-63 (Aug. 1990).
"Sub-Micron Channel Length CMOS Technology," IBM Technical Disclosure Bulletin, vol. 33, No. 4, pp. 227-232 (Sep. 1990).
"Multilayer Circuit Fabrication Using Double Exposure of Positive Resist," IBM Technical Disclosure Bulletin, vol. 36, No. 10, pp. 423-424 (Oct. 1993).
Wolf, S., et al., Silicon Processing for the VLSI Era, Vol. 1: Process Technology, Lattice Press, Sunset Beach, California, pp. 407-458 (1986).
Cypress Semiconductor Corp.
Duda Kathleen
LandOfFree
Method for reduced pitch lithography does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reduced pitch lithography, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reduced pitch lithography will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1227626