Method for recording power failure time of a computer system

Details Method for recording power failure time of a computer system Method for recording power failure time of a computer system

2005-03-22

2005-03-22

Perveen, Rehana (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Having power source monitoring

C713S300000, C713S330000, C365S226000, C365S228000

Reexamination Certificate

active

06871291

ABSTRACT:
A method for recording power failure time of a computer system. The computer system includes a power supply for generating a power signal, a memory for recording data, and a processor for processing data. The processor has a power port connected to the power supply for receiving the power signal, an input port for receiving a power good signal, and an output port connected to the memory for outputting the power failure time of the computer system to the memory. The recording method includes writing a power failure time and a check number into the memory when the input port of the processor does not receive the power good signal, and when the power signal has dropped below a threshold voltage.

REFERENCES:
patent: 4375663 (1983-03-01), Arcara et al.
patent: 6574062 (2003-06-01), Bennett et al.

Affiliated with

Also associated with

Rating

Method for recording power failure time of a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for recording power failure time of a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for recording power failure time of a computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3448091