Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate
2002-12-20
2004-07-20
Lebentritt, Michael (Department: 2824)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having air-gap dielectric
C438S400000, C438S411000, C438S622000, C438S631000
Reexamination Certificate
active
06764919
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor processing, and more specifically, to forming air gaps as a part of a semiconductor device.
BACKGROUND
In order to decrease the capacitance of metal interconnects, silicon dioxide (SiO
2
) can be replaced by a low dielectric constant (low-k) materials as an interlevel dielectric (ILD) layer. As used herein a low-k material has a dielectric constant less than that of SiO
2
(i.e., less than approximately 4.0.) One desirable low-k material is a low-pressure gas or vacuum, which are both commonly termed air or air gaps.
Air gaps can be formed by placing two metal interconnects in close proximity to each other so that when an insulating material is deposited over the surface of a semiconductor wafer, the insulating material will not completely fill the space between the two metal interconnects and hence, an air gap is formed in the space. However, even when an air gap is formed, there exists some capacitance coupling between the two metal interconnects due to their proximity to each other. Since increasing the spacing between the two metal interconnects decreases capacitance coupling more than forming air gaps, design rules often require that the metal interconnects that are sensitive to capacitance coupling are often spaced apart a distance that is too large to form air gaps using conventional processes. However, this undesirably increases the size of the semiconductor device or die. A less desirable low-k material than air (i.e., a material having a higher dielectric constant than air) is deposited between the metal interconnects that are sensitive to capacitance. It would be extremely desirable to further decrease capacitance between the metal lines. Thus, a need exists for a process for using air as a low-k material between metal interconnects that are spaced too far apart to traditionally have air gaps formed there between.
REFERENCES:
patent: 5759913 (1998-06-01), Fulford et al.
patent: 5773892 (1998-06-01), Morikawa et al.
patent: 5792706 (1998-08-01), Michael et al.
patent: 6177329 (2001-01-01), Pang
patent: 6200900 (2001-03-01), Kitch
patent: 6208015 (2001-03-01), Bandyopadhyay et al.
patent: 6214719 (2001-04-01), Nag
patent: 6261883 (2001-07-01), Koubuchi et al.
patent: 6268277 (2001-07-01), Bang
patent: 6287979 (2001-09-01), Zhou et al.
patent: 6297125 (2001-10-01), Nag et al.
patent: 6303464 (2001-10-01), Gaw et al.
patent: 6355551 (2002-03-01), Reinberg
patent: 6368939 (2002-04-01), Sasaki
patent: 6376330 (2002-04-01), Fulford et al.
patent: 6399476 (2002-06-01), Kim et al.
patent: 6423630 (2002-07-01), Catabay et al.
patent: 6492732 (2002-12-01), Lee et al.
patent: 6501179 (2002-12-01), Juengling et al.
patent: 6504237 (2003-01-01), Noguchi et al.
patent: 6524948 (2003-02-01), Tamaoka et al.
patent: 6627529 (2003-09-01), Ireland
Wolf, Stanley et a Silicon Processing For the VLSI Era vol. 2: Process Integration, Lattice Press, 1990, pp. 176-189.
Smith Bradley P.
Travis Edward O.
Yu Kathleen C.
Lebentritt Michael
Motorola Inc.
Vo Kim-Marie
LandOfFree
Method for providing a dummy feature and structure thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for providing a dummy feature and structure thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for providing a dummy feature and structure thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3223970