Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-29
2005-11-29
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C016S01800R
Reexamination Certificate
active
06971083
ABSTRACT:
A programming method efficiently programs programmable logic devices of the type having specialized multiplier blocks that include multipliers and other arithmetic function elements. Such blocks can be used to perform certain multiplication and multiplication-related functions more efficiently than general-purpose programmable logic. In order to efficiently program devices having such specialized multiplier blocks, so that they are used to their full potential and so that the maximum number of multiplier-related functions can be accommodated on a single programmable logic device, the programming method pre-processes the netlist of function blocks in a user's programmable logic design, grouping multiplication and multiplication-related functions efficiently. The method takes into account limitations imposed by the structure of the specialized multiplier blocks, in addition to location constraints imposed by the user and location constraints dictated by the need for certain functions be carried out near where certain other functions are carried out.
REFERENCES:
patent: 5036473 (1991-07-01), Butts et al.
patent: 5043914 (1991-08-01), Nishiyama et al.
patent: 5351206 (1994-09-01), Yang et al.
patent: 5530664 (1996-06-01), Tsubata et al.
patent: 5553001 (1996-09-01), Seidel et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5661660 (1997-08-01), Freidin
patent: 5815405 (1998-09-01), Baxter
patent: 5867400 (1999-02-01), El-Ghoroury et al.
patent: 5889413 (1999-03-01), Bauer
patent: 5892678 (1999-04-01), Tokunoh et al.
patent: 5907698 (1999-05-01), Kucukcakar et al.
patent: 6086629 (2000-07-01), McGettigan et al.
patent: 6134707 (2000-10-01), Herrmann et al.
patent: 6185724 (2001-02-01), Ochotta
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6298319 (2001-10-01), Heile et al.
patent: 6321369 (2001-11-01), Heile et al.
patent: 6584601 (2003-06-01), Kodosky et al.
patent: 6631510 (2003-10-01), Betz et al.
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2002/0178430 (2002-11-01), Kruse
patent: 2004/0015528 (2004-01-01), Longhammer et al.
patent: 2004/0060032 (2004-03-01), McCubbrey
patent: 2004/0103265 (2004-05-01), Smith
Ahmed Elias
Bourgeault Mark
Farrugia Jennifer
Altera Corporation
Fish & Neave IP Group of Ropes & Gray LLP
Ingerman Jeffrey H.
Levin Naum
Smith Matthew
LandOfFree
Method for programming programmable logic device with blocks... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming programmable logic device with blocks..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming programmable logic device with blocks... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457848