Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-07-25
2006-07-25
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07082592
ABSTRACT:
A programming method efficiently programs programmable logic devices of the type having specialized functional blocks. Those blocks may include multipliers and other arithmetic function elements, or may be various types of memory blocks. In order to efficiently program devices having such specialized functional blocks, without using a larger device than necessary, and without failing to fit a user design to a device, if the programming method finds that that there are more functions to be performed in specialized functional blocks than there are specialized functional blocks available, the programming method attempts to map some of the specialized functions to generic programmable logic elements (or other resources), assuming there are sufficient programmable logic elements (or other resources) that otherwise would remain unused in the user design.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4799004 (1989-01-01), Mori
patent: 4871930 (1989-10-01), Wong et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5128559 (1992-07-01), Steele
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5349250 (1994-09-01), New
patent: 5371422 (1994-12-01), Patel et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5570039 (1996-10-01), Oswald et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5751164 (1998-05-01), Sharpe-Geisler et al.
patent: 5754459 (1998-05-01), Telikepalli
patent: 5812562 (1998-09-01), Baeg
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 5880981 (1999-03-01), Kojima et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 5999015 (1999-12-01), Cliff et al.
patent: 6060903 (2000-05-01), Rangasayee et al.
patent: 6069487 (2000-05-01), Lane et al.
patent: 6078941 (2000-06-01), Jiang et al.
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6154049 (2000-11-01), New
patent: 6169419 (2001-01-01), De et al.
patent: 6172518 (2001-01-01), Jenkins et al.
patent: 6185725 (2001-02-01), Pedersen
patent: 6195788 (2001-02-01), Leaver et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6242945 (2001-06-01), New
patent: 6255848 (2001-07-01), Schultz et al.
patent: 6259275 (2001-07-01), Beiu
patent: 6286024 (2001-09-01), Yano et al.
patent: 6404225 (2002-06-01), Rangasayee
patent: 6404226 (2002-06-01), Schadt
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6408422 (2002-06-01), Hwang et al.
patent: 6473726 (2002-10-01), Reblewski
patent: 6481001 (2002-11-01), Moore
patent: 6490707 (2002-12-01), Baxter
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 6538470 (2003-03-01), Langhammer et al.
patent: 6556044 (2003-04-01), Langhammer et al.
patent: 6628140 (2003-09-01), Langhammer et al.
patent: 6961919 (2005-11-01), Douglass
patent: 2002/0089348 (2002-07-01), Langhammer
patent: 0 167 047 (1986-01-01), None
patent: 0 461 798 (1991-12-01), None
patent: 2 283 602 (1995-05-01), None
patent: WO95/16993 (1995-06-01), None
VIEWZ, “Removale Storage Guide”, 2002, Viewz, http://www.viewz.com/shoppingguide/storageprint.htm pp. 1-10.
Altera Corp., “Implementing Multipliers in FLEX 10K EABs” (Mar. 1996).
Altera Corp., “Implementing Logic with the Embedded Array in FLEX 10K Devices (Version 2.1)” (May 2001).
Quicklogic Corp.,The QuickDSP Design Guide, Rev. B (Aug. 2001).
Quicklogic Corp., “QuickDSP Family Data Sheet,” Rev. B (Aug. 7, 2001).
Xilinx, Inc., “Xilinx Unveils New FPGA Architecture to Enable High-Performance, 10 Million System Gate Designs” (Jun. 22, 2000).
Xilinx, Inc.; “Xilinx Announces DSP Algorithms, Tools and Features for Virtex-II Architecture” (Nov. 21, 2000).
Xilinx, Inc., “Virtex-II 1.5V Field-Programmable Gate Arrays,” module 2 of 4 (Jan. 25, 2001).
Xilinx, Inc., “Virtex-II 1.5V Field-Programmable Gate Arrays,” module 1 of 4 (Apr. 2, 2001).
Xilinx, Inc., “Virtex-II 1.5V Field-Programmable Gate Arrays,” module 2 of 4 (Apr. 2, 2001).
Altera Corporation
Fish & Neave IP Group of Ropes & Gray LLP
Ingerman Jeffrey H.
Whitmore Stacy A
LandOfFree
Method for programming programmable logic device having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming programmable logic device having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming programmable logic device having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3601313