Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2001-01-12
2003-04-22
Kim, Hong (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S154000, C711S105000, C711S170000, C713S400000, C365S233100, C365S194000, C365S201000
Reexamination Certificate
active
06553472
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to programming memory controllers for computer systems.
BACKGROUND OF THE INVENTION
In computer system operations, a memory controller (MC) driven by a Central Processing Unit (CPU) interacts with an outside memory. A CPU in a single integrated circuit chip is often referred to as a microprocessor. A memory controller may be outside of the microprocessor chip or it may reside inside. An MC resident inside the microprocessor chip can operate at the speed of the processor clock, which indicates the computer speed. In modern, high performance computer systems, synchronous dynamic random access memory (SDRAM) is typically used as the outside memory. The clock for the SDRAM operates at a speed many times lower than the processor clock.
Signals passing between the MC and the SDRAM take a finite time to travel, and both the MC and the SDRAM take a finite time to respond. Thus, time delays are associated with the finite speed of signal travel and the finite response time of a device or a system. These time delays have their origins in the physical processes involved in the construction and operation of electronic devices that make up the computer system. Therefore, various time delays encountered in computer operations can be minimized or optimized, but cannot be eliminated. Reliable computer design must take into account all significant time delays affecting computer operation.
Certain time delays are always significant, and thus must be taken into account in the design of the MC for input/output operations. Significance of some other time delays is measured with respect to the time period of the processor clock. Therefore, as the computer speed increases, various additional time delays have to be taken into account to ensure reliable operation of the MC. In computer input/output operations involving an MC and a SDRAM, signals originating in the MC do not appear instantaneously at the SDRAM, and vice-versa, due to propagation delays. Further, various time delays associated with a SDRAM depend on that specific SDRAM and its actual physical layout in the computer circuit board. Thus, the signaling delays between an MC and a SDRAM vary from system to system due to different types of system configurations and memory performance specifications.
Computer operations such as the input/output (I/O) operations are synchronized with the processor clock. The I/O operations take place around precise digital transitions in logic gates and flip flops constituting digital devices and systems. In order to make computer operations reliable, (e.g., a data read from a memory) it is necessary to hold a participating signal (e.g., a command signal) stable for a short time before and after the precise transition moment. Such time considerations, together with the various time delays mentioned earlier, constitute a significant fraction of the clock time period.
A memory controller in a digital computer typically will have the capability of generating a replica of the processor clock signal delayed by half a time period. This creates a digital time delay unit of half a processor clock period. This digital time delay unit along with the aforementioned analog time delays inherently present in the computer system dictates the programmed design of the MC for reliable input/output operations with the SDRAMs.
Digital signals for communications between the MC and the SDRAM fall into three categories: clock signals; command signals; and data signals. In a computer system, multiple signal lines constitute both the command and data paths. All communicating I/O signals must be designed to flow in concert in order to produce the right digital transitions at the right time. Precise timing designs of all these signals may be done, for example, by “Firmwire”, which is an embedded software contained in an erasable Programmable Read Only Memory (EPROM) or a flash memory. The present technique of MC programming design has been to use a spreadsheet to store all possible timing combinations and to manually design suitable solutions. Such exercises are specific for a particular system configuration. This becomes more difficult as the number of time delay elements to be considered increases with the increase in processor clock speed, and design may not be optimized for highest achievable performance. It has become necessary, therefore, to define the design problem with mathematical precision and create a general algorithm to solve it.
SUMMARY OF THE INVENTION
In one aspect, the invention relates to a method for programming a controller of a memory unit comprising: inputting a plurality of initialization parameters of the memory unit; calculating a clock delay and a command delay for each initialization parameter; calculating a set of read command delays for each pair of clock delays and command delays; calculating a set of write command delays for each pair of clock delays and command delays; calculating a system performance for each pair of clock delays and command delays; selecting the initialization parameter that offers the optimum system performance.
Other aspects and advantages of the invention will be apparent from the following description and the appended claims.
REFERENCES:
patent: 5857095 (1999-01-01), Jeddeloh et al.
patent: 5886948 (1999-03-01), Ryan
patent: 5917761 (1999-06-01), Tietjen et al.
patent: 6073223 (2000-06-01), McAllister et al.
patent: 6137734 (2000-10-01), Schoner et al.
patent: 6292903 (2001-09-01), Coteus et al.
patent: 6370067 (2002-04-01), Ko et al.
patent: 6389522 (2002-05-01), Usami
patent: 6397312 (2002-05-01), Nakano et al.
patent: 0 855 653 (1998-07-01), None
patent: WO 00/20978 (2000-04-01), None
International Search Report dated Aug. 19, 2002, European Patent Office.
Tong Duong
Yang Liuxi
Kim Hong
Rosenthal & Osha L.L.P.
Sun Microsystems Inc.
LandOfFree
Method for programming clock delays, command delays, read... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming clock delays, command delays, read..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming clock delays, command delays, read... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3086651