Semiconductor device manufacturing: process – Forming schottky junction – Compound semiconductor
Reexamination Certificate
2005-06-11
2008-10-21
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Forming schottky junction
Compound semiconductor
C438S579000, C257SE21205
Reexamination Certificate
active
07439166
ABSTRACT:
In one implementation, a method for fabricating a tiered structure is provided, which includes forming a source and a drain on a substrate with a gate formed therebetween. Formation of the gate includes depositing a gate foot using a gate foot mask having an opening through it to define the gate foot over the substrate. After forming the gate foot, the gate foot mask is stripped. A gate head mask is formed over the gate foot with the gate head mask exposing a top portion of the gate foot. A gate head is formed on the top portion of the gate foot using the gate head mask. A lift-off process is performed, removing the gate head mask.
REFERENCES:
patent: 5693548 (1997-12-01), Lee et al.
patent: 5770525 (1998-06-01), Kamiyama
patent: 5981319 (1999-11-01), Lothian et al.
patent: 6051454 (2000-04-01), Anda et al.
patent: 6387783 (2002-05-01), Furukawa et al.
patent: 6417084 (2002-07-01), Singh et al.
patent: 6737202 (2004-05-01), Gehoski et al.
R. Grundbacher, I. Adesida, Y.-C. Kao, A.A. Ketterson, Single step lithography for double-recessed gate pseudomorphic high electron mobility transistors, J. Vac. Sci. Technol. B 15 (1), pp. 49-52, American Vacuum Society, Jan./Feb. 1997.
Antcliffe Michael
Delaney Michael
Milosavljevic Ivan
Schmitz Adele
Balzan, Esq. Christopher R.
Chaudhari Chandra
HRL Laboratories LLC
LandOfFree
Method for producing tiered gate structure devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing tiered gate structure devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing tiered gate structure devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4007982