Method for producing SOI wafer and SOI wafer

Details Method for producing SOI wafer and SOI wafer Method for producing SOI wafer and SOI wafer

2005-01-25

2005-01-25

Fourson, George (Department: 2823)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Total dielectric isolation

C438S458000, C438S506000, C438S514000, C438S528000, C438S977000

Reexamination Certificate

active

06846718

ABSTRACT:
A method for producing an SOI wafer by the hydrogen ion delamination method comprising at least a step of bonding a base wafer and a bond wafer having a micro bubble layer formed by gas ion implantation and a step of delaminating a wafer having an SOI layer at the micro bubble layer as a border, wherein, after the delamination step, the wafer having an SOI layer is subjected to a two-stage heat treatment in an atmosphere containing hydrogen or argon utilizing a rapid heating/rapid cooling apparatus (RTA) and a batch processing type furnace. Preferably, the heat treatment by the RTA apparatus is performed first. Surface roughness of an SOI layer surface delaminated by the hydrogen ion delamination method is improved over the range from short period to long period, and SOI wafers free from generation of pits due to COPs in SOI layers are efficiently produced with high throughput.

REFERENCES:
patent: 5494849 (1996-02-01), Iyer et al.
patent: 5668045 (1997-09-01), Golland et al.
patent: 5834812 (1998-11-01), Golland et al.
patent: 5863832 (1999-01-01), Doyle et al.
patent: 5937312 (1999-08-01), Iyer et al.
patent: 5989981 (1999-11-01), Nakashima et al.
patent: 6074479 (2000-06-01), Adachi et al.
patent: 6103599 (2000-08-01), Henley et al.
patent: 6140210 (2000-10-01), Aga et al.
patent: 6191007 (2001-02-01), Matsui et al.
patent: 6224668 (2001-05-01), Tamatsuka
patent: 6238990 (2001-05-01), Aga et al.
patent: 6245645 (2001-06-01), Mitani et al.
patent: 6251754 (2001-06-01), Ohshima et al.
patent: 6261362 (2001-07-01), Fujikawa et al.
patent: 6284628 (2001-09-01), Kuwahara et al.
patent: 6284629 (2001-09-01), Yokokawa et al.
patent: 6312797 (2001-11-01), Yokokawa et al.
patent: 6313014 (2001-11-01), Sakaguchi et al.
patent: 6350703 (2002-02-01), Sakaguchi et al.
patent: 6387829 (2002-05-01), Usenko et al.
patent: 6403502 (2002-06-01), Kobayashi et al.
patent: 6613678 (2003-09-01), Sakaguchi et al.
patent: 20020127820 (2002-09-01), Sato
patent: 20040063298 (2004-04-01), Aga et al.
patent: 19753494 (1998-10-01), None
patent: A 7-321120 (1995-12-01), None
patent: A 8-264552 (1996-10-01), None
patent: A 10-242154 (1998-09-01), None
patent: A 10-275905 (1998-10-01), None
patent: 10275905 (1998-10-01), None
patent: A 10-335616 (1998-12-01), None
patent: A 11-145436 (1999-05-01), None
patent: A 11-186277 (1999-07-01), None
patent: A 11-191617 (1999-07-01), None
patent: 11316154 (1999-11-01), None
patent: 2000012864 (2000-01-01), None
Wolf, Stanley, “Silicon Processing for the VLSI Era”, vol. 1, 1986 by Lattice Press, pp. 23-25.

Affiliated with

Also associated with

Rating

Method for producing SOI wafer and SOI wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for producing SOI wafer and SOI wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing SOI wafer and SOI wafer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3435845