Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of...
Reexamination Certificate
2011-07-05
2011-07-05
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
C438S770000, C438S478000, C438S455000, C438S222000, C438S041000, C438S226000, C438S341000, C438S369000, C257SE21182, C257SE21132, C257SE21133, C257SE21102, C257SE21662
Reexamination Certificate
active
07972971
ABSTRACT:
The disclosure relates to a method for producing a microelectronic device including a plurality of Si1-yGeybased semi-conducting zones (where 0<y≦1) which have different respective Germanium contents, comprising the steps of:a) formation on a substrate covered with a plurality of Si1-yGeybased semi-conducting zones (where 0<x<1 and x<y) and identical compositions, of at least one mask comprising a set of masking blocks, wherein the masking blocks respectively cover at least one semi-conducting zone of the said plurality of semi-conducting zones, wherein several of said masking blocks have different thicknesses and/or are based on different materials,b) oxidation of the semi-conducting zones of the said plurality of semi-conducting zones through said mask.
REFERENCES:
patent: 5091339 (1992-02-01), Carey
patent: 5374564 (1994-12-01), Bruel
patent: 6600170 (2003-07-01), Xiang
patent: 6867128 (2005-03-01), Deleonibus
patent: 7598145 (2009-10-01), Damlencourt et al.
patent: 2003/0075738 (2003-04-01), Chang
patent: 2004/0000268 (2004-01-01), Wu et al.
patent: 2004/0075143 (2004-04-01), Bae et al.
patent: 2004/0178406 (2004-09-01), Chu
patent: 2005/0098234 (2005-05-01), Nakaharai et al.
patent: 2005/0269595 (2005-12-01), Tezuka
patent: 2005/0282363 (2005-12-01), Bai et al.
patent: 2006/0197125 (2006-09-01), Langdo et al.
patent: 2007/0207598 (2007-09-01), Damlencourt et al.
patent: WO 2005/109509 (2005-11-01), None
Tsutomu Tezuka, et al.; “High-Mobility Strained SiGe-on-Insulator pMOSFETs with Ge-Rich Surface Channels Fabricated by Local Condensation Technique”; IEEE Electron Device Letter, vol. 26, No. 4, Apr. 2005; pp. 243-245.
Tsutomu Tezuka, et al.; “A New Strained SOI/GOI Dual CMOS Technology Based on Local Condensation Technique”; 2005 Symposium on VLSI Technology Digest of Technical Papers, Jun. 2005; pp. 80-81.
Shu Nakaharai, et al.; “Characterization of 7-nm-Thick Strained Ge-on-Insulator Layer Fabricated by Ge-Condensation Technique”; Applied Physics Letters, vol. 83, No. 17, Oct. 2003; pp. 3516-3518.
L. K. Bera, et al.; “A Dual-Strained CMOS Structure Through Simultaneous Formation of Relaxed and Compressive Strained-SiGe-on-Insulator”; May 5, 2006; IEEE Electron Device Letters, vol. 27, No. 5, pp. 350-353.
Tsutomu Tezuka, et al.; “A Novel Fabrication Technique of Ultrathin and Relaxed SiGe Buffer Layers with High Ge Fraction for Sub-100 nm Strained Silicon-on Insulator MOSFETs”; 2005; Japanese Journal of Applied Physics, vol. 40, pp. 2866-2874.
Tsutomu Tezuka, et al.; “Selectively-formed High Mobility SiGe-on-Insulator pMOSFETs with Ge-rich Strained Surface Channels Using Local Condensation Technique”; 2004; Symposium on VLSI Technology, pp. 198-199.
Jingyun Huang, et al.; “Calculation of Critical Layer Thickness Considering Thermal Strain in Si 1-x Gex/Si Strained Layer Heterostructures”; 1998; Journal of Applied Physics, 83 (1), American Institute of Physics, pp. 171-173.
Clavelier Laurent
Damlencourt Jean-Francois
Morand Yves
Commissariat a l''Energie Atomique
Garber Charles D
Mustapha Abdulfattah
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
STMicroelectronics SA
LandOfFree
Method for producing Si 1-y Ge y based zones with different... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing Si 1-y Ge y based zones with different..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing Si 1-y Ge y based zones with different... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2644759