Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-18
2008-03-18
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07346885
ABSTRACT:
A final mask layout (20′) is produced by producing a provisional auxiliary mask layout in accordance with a predefined electrical circuit diagram and converting it into the final mask layout (20′) with the aid of an OPC method. Before carrying out the OPC method, with the provisional auxiliary mask layout (100), firstly a modified auxiliary mask layout (100′) is formed by arranging at least one optically non-resolvable auxiliary structure (130) between two mask structures (110, 120) of the provisional auxiliary mask layout (100). The optically non-resolvable auxiliary structure (130) is positioned between the two mask structures (110, 120) in a manner dependent on the structure size (B1, B2) of the two mask structures, (110, 120). An eccentric offset (V) of the optically non-resolvable auxiliary structure (130) between the two mask structures is effected in the case of differing structure sizes (ΔB) of the two mask structures.
REFERENCES:
patent: 5242770 (1993-09-01), Chen et al.
patent: 5821014 (1998-10-01), Chen et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6114071 (2000-09-01), Chen et al.
patent: 6421820 (2002-07-01), Mansfield et al.
patent: 2002/0091985 (2002-07-01), Liebmann et al.
patent: 2002/0182523 (2002-12-01), Frankowsky
patent: 2002/0192570 (2002-12-01), Smith
patent: 2004/0023132 (2004-02-01), Akiyama
patent: 2004/0139418 (2004-07-01), Shi et al.
patent: 2004/0166418 (2004-08-01), Samuels
patent: 2004/0248016 (2004-12-01), Lucas et al.
patent: 2004/0256356 (2004-12-01), Bauch et al.
patent: 2005/0044513 (2005-02-01), Robles et al.
patent: 2005/0202321 (2005-09-01), Gordon et al.
patent: 2006/0057475 (2006-03-01), Liebmann et al.
patent: 2006/0101370 (2006-05-01), Cui et al.
patent: 2006/0190919 (2006-08-01), Zhang et al.
patent: 101 33 127 (2003-06-01), None
patent: 06242594 (1994-09-01), None
patent: WO 03/021353 (2003-03-01), None
Fischer, W., et al., “Simulation-based Proximity Correction in High-Volume DRAM Production,” Optical Microlithography XIII; Proceedings of SPIE, vol. 4000, 2000, pp. 1002-1009.
Schellenberg, F., “A Little Light Magic,” IEEE Spectrum, Sep. 2003, pp. 34-39.
Dinh Paul
Qimonda AG
Slater & Matsil L.L.P.
LandOfFree
Method for producing a mask layout avoiding imaging errors... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing a mask layout avoiding imaging errors..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing a mask layout avoiding imaging errors... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2807957