Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2005-08-09
2005-08-09
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
With measuring or testing
C438S018000, C438S024000, C438S011000, C438S015000
Reexamination Certificate
active
06927079
ABSTRACT:
A semiconductor wafer is placed into a probe fixture with a front side of the wafer facing up. Power and signal probes are then placed on an integrated circuit (IC) formed on the front side of the wafer. The probe fixture is retained at a test station either in a upright or an inverted position for testing and optical failure analysis. The probe fixture includes a position adjustment mechanism to locate the entire probe above the wafer and to more precisely position a tip of the probe on the IC. Optical failure analysis techniques are performed on the front side or the back side of the wafer while the wafer is retained in the test fixture and the probes are connected to the IC.
REFERENCES:
patent: 6686753 (2004-02-01), Kitahata
patent: 2001083208 (2001-03-01), None
Gary Shade and Kendall Scott Wills,Photoemission Microscopy, 1997 ASM International, pp. 181-182.
B. Bossmann, P. Baurschmidt, K. Hussey, and E. Black,Failure Analysis Techniques with the Confocal Laser Scanning Microscope, ISTFA '92: The 18thInternational Symposium for Testing & Failure Analysis, Oct. 1992, pp. 351-361.
Nevil M. Wu, Kevin Weaver, James H. Lin,Failure Analysis from Back Side of Die, ISTFA '96: 22ndInternational Symposium for Testing and Failure Analysis, Nov. 1996, 7 pages.
TW. Joseph, A.L. Berry, B. Bossman,Infrared Laser Microscopy of Structures on Heavily Doped Silicon, ISTFA '92: The 18thInternational Symposium for Testing & Failure Analysis, Oct. 1992, pp. 1-7.
D.L. Barton, P. Tangyunyong, J.M. Soden, A.Y. Liang, F.J. Low, A.N. Zaplatin, K. Shivanandan, and G. Donohoe,Infrared Light Emission from Semiconductor Devices, Proceedings of the 22ndInternational Symposium for Testing and Failure Analysis, Nov. 1996, pp. 9-17.
Chun-Cheng Taso, Steven, Kasapi, and Kurt Hurley,Backside waveform probing of CMOS devices using infrared laser at wavelength of 1064 nm, 6 pages.
C. Chiang, N. Khurana, D.T. Hurley, and K. Teasdale,Backside Emission Microscopy for Integrated Ciruits on Heavily Doped Substrate, Proceedings from the 24thInternational Symposium for Testing and Failure Analysis, Nov. 1998, pp. 447-453.
Kendall Scott Wills, Terril Lewis, Greg Billus, Hai Hoang,Optical Beam Induced Current Applications for Failure Analysis of VLSI Devices, 1997 ASM International, pp. 21-26.
Yeoh Eng Hong and Martin Troy Tiong We,The application of novel Failure Analysis Techniques for Advanced Multi-Layered CMOS devices, 6 pages.
T. Koyama, Y. Mashiko, M. Sekine, H. Koyama and K. Horie,New non-bias optical beam induced current(ND-OBIC)techniques for evaluation of A1 interconnects, 1995 IEEE, pp. 228-233.
Said F. Al-sarawi,Tape-Automated Bonding, Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar. 1997, pp. 1-2.
Said F. Al-sarawi,Solder Bump Bonding, Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar. 1997, 1 page.
Huynh Yennhu B.
John R. Ley, LLC
Jr. Carl Whitehead
LSI Logic Corporation
LandOfFree
Method for probing a semiconductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for probing a semiconductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for probing a semiconductor wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3476733