Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-01-13
2004-04-20
Ngô, Ngân V. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S301000, C257S305000, C438S241000, C438S242000, C438S243000, C438S246000
Reexamination Certificate
active
06724031
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of buried strap dynamic random access memory (DRAM) devices; more specifically, it relates to a method of reducing buried strap to buried strap punch through in vertical DRAMs.
BACKGROUND OF THE INVENTION
Integrated circuit devices and especially DRAMs are continually being designed with decreasing dimensions in order to increase performance, decrease the size and increase productivity of integrated circuit chip fabrication. However, certain structures found in some vertical DRAM designs limit the scalability of the DRAM cell.
One type of vertical DRAM comprises a vertical metal oxide semiconductor field effect transistor (MOSFET) formed over a trench capacitor. In vertical DRAMs, the source/drain diffusions of the vertical MOSFET are space apart in a direction perpendicular to the silicon surface (as opposed to a direction parallel to the silicon surface in standard MOSFETS). Often a buried strap acts as both the lowermost source/drain and the connection between the source/drain and the trench capacitor. In this type of vertical DRAM cell, scalability is limited by potential for buried strap to buried strap punch through in adjacent vertical DRAM cells as trench capacitor to trench capacitor spacing is decreased.
Therefore, there is a need for an improved vertical DRAM structure and fabrication method that allow fully scalable vertical DRAM designs.
SUMMARY OF THE INVENTION
A first aspect of the present invention is a dynamic random access memory cell comprising: a trench capacitor formed in a silicon substrate; a vertical metal-oxide-silicon field effect transistor formed in a silicon substrate above the trench capacitor, the vertical metal-oxide-silicon field effect transistor having a gate electrode, a first source/drain region extending from a surface of the silicon substrate into the silicon subsrate, a buried second source/drain region electrically contacting the trench capacitor, a channel region formed in the silicon substrate between the first source/drain region and the buried second source/drain region and a gate oxide layer disposed between the gate electrode and the channel region; the first source/drain region also belonging to an adjacent vertical metal-oxide-silicon field effect transistor, the adjacent vertical metal-oxide-silicon field effect transistor having a buried third source/drain region electrically connected to an adjacent trench capacitor, the buried second and third source/drain regions extending toward one another; and a punch through prevention region disposed between the buried second and third source/drain regions.
A second aspect of the present invention is a method of fabricating a dynamic random access memory cell comprising: providing a trench capacitor formed in a silicon substrate; providing a vertical metal-oxide-silicon field effect transistor formed in the silicon substrate above the trench capacitor, the vertical metal-oxide-silicon field effect transistor having a gate electrode, a first source/drain region extending from a surface of the silicon substrate into the silicon substrate, a buried second source/drain region electrically contacting the trench capacitor, a channel region formed in the silicon substrate between the first source/drain region and the buried second source/drain region and a gate oxide layer disposed between the gate elecrode and the channel region; the first source/drain region also belonging to an adjacent vertical metal-oxide-silicon field effect transistor, the adjacent vertical metal-oxide-silicon field effect transistor having a buried third source/drain region electrically connected to an adjacent trench capacitor, the buried second and third source/drain regions extending toward one another; and forming a punch through prevention region disposed between the buried second and third source/drain regions.
A third aspect of the present invention is a method of fabricating a dynamic random access memory cell comprising: providing a trench capacitor formed in a silicon substrate; providing a vertical metal-oxide-silicon field effect transistor formed in a silicon substrate above the trench capacitor, the vertical metal-oxide-silicon field effect transistor having a gate electrode, a first source/drain region extending from a surface of the silicon substrate into the silicon substrate, a buried second source/drain region electrically contacting the trench capacitor, a channel region formed in the silicon substrate between the first source/drain region and the buried second source/drain region and a gate oxide layer disposed between the gate electrode and the channel region; the first source/drain region also belonging to an adjacent vertical metal-oxide-silicon field effect transistor, the adjacent vertical metal-oxide-silicon field effect transistor having a buried third source/drain region electrically connected to an adjacent trench capacitor, the buried second and third source/drain regions extending toward one another; forming a blocking layer over the surface of the silicon substrate; forming a trench in the blocking layer, the trench aligned between the vertical metal-oxide-silicon field effect transistor and the adjacent the vertical metal-oxide-silicon field effect transistor; and performing an ion implantation to form a punch through prevention region in the silicon substrate aligned under the trench and disposed between the buried second and third source/drain regions, the blocking layer blocking the ion implantation from reaching the silicon substrate.
REFERENCES:
patent: 4914739 (1990-04-01), Malhi
patent: 5792685 (1998-08-01), Hammerl et al.
patent: 5895946 (1999-04-01), Hamamoto et al.
patent: 5959325 (1999-09-01), Adair et al.
patent: 6204140 (2001-03-01), Gruening et al.
patent: 6242310 (2001-06-01), Divakaruni et al.
patent: 6255684 (2001-07-01), Roesner et al.
patent: 6284593 (2001-09-01), Mandelman et al.
patent: 6573561 (2003-06-01), Chidambarrao et al.
patent: 2002/0196651 (2002-12-01), Weis
patent: 2003/0062562 (2003-04-01), Goebel et al.
Akatsu Hiroyuki
Chidambarrao Dureseti
Divakaruni Ramachandra
Mandelman Jack
Radens Carl J.
Capella Steven
Ngo Ngan V.
Schmeiser Olsen & Watts
LandOfFree
Method for preventing strap-to-strap punch through in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for preventing strap-to-strap punch through in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for preventing strap-to-strap punch through in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3255920