Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-10-02
2003-06-17
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06581201
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to integrated circuits, in particular to integrated circuits that are designed using logic cells selected from a cell library.
BACKGROUND OF THE INVENTION
Within an integrated circuit, complicated circuitry is generally fashioned by interconnecting pre-designed cells that perform simple functions such as logic gates, latches, flip-flops, etc.; or more complex functions such as counters, registers, etc. Each cell must be connected to power and ground, commonly referred to as Vdd and Vss, in order to function.
In order to provide Vdd and Vss throughout the integrated circuit, a power grid is defined which is fashioned from the various levels of conductive interconnects. Since the power grid is defined prior to laying out the integrated circuit, there are often conflicts in placing the various cells that form the integrated circuit which results in a sub-optimum circuit layout.
An object of the present invention is to provide a dynamic power grid construction methodology that allows optimum placement of the various cells that form an integrated circuit.
Other objects and advantages will be apparent to those of ordinary skill in the art having reference to the following figures and specification.
SUMMARY OF THE INVENTION
In general, and in a form of the present invention a method for designing an integrated circuit which contains a number of high power logic cells, a number of low power logic cells and several interconnect layers is provided. A power grid is defined which has a first set of buses on a first of the interconnect layers and a second set of buses on a second of the interconnect layers. Both sets of buses are oriented horizontally and positioned approximately coincidentally. A layout of the integrated circuit is created by placing low power logic cells and high power logic cells in a horizontal row in such a manner that a position along the row of each low power logic cell and each high power logic cell is not constrained by a pre-positioned power tap within the power grid. Each low power logic cell is connected to a power bus in the first set of buses and each high power logic cell is connected to a power bus in the second set of buses.
In another form of the present invention, a third set of buses is placed on a third of the interconnect layers and oriented in a vertical manner. The third interconnect layer is place on top of the first two interconnect layers and a set of interconnects are formed between the third set of buses and the second set of buses. If there is a conflict between a logic cell and one of these interconnects, the interconnect is deleted.
In another form of the present invention, a fourth and fifth interconnect layer are used for routing signal interconnections between the logic cells. The fourth and fifth interconnect layers are placed between the first and second interconnect layers.
In another form of the present invention, a low power grid is defined which is sufficiently robust to supply power for the set of low power logic cells. A layout of the integrated circuit is created in which all of the logic cells are connected to the low power grid. The integrated circuit design is then simulated to determine dynamic power requirements of each logic cell. A power contour map is formed which represents the location of logic cells which have a high dynamic power requirement. A high power grid is defined which covers high power areas of the integrated circuit and the high power logic cells are connected to the high power grid.
Other embodiments of the present invention will be evident from the description and drawings.
REFERENCES:
patent: 5145800 (1992-09-01), Arai et al.
patent: 5349542 (1994-09-01), Brasen et al.
patent: 5404310 (1995-04-01), Mitsuhashi
patent: 5459093 (1995-10-01), Kuroda et al.
patent: 5537328 (1996-07-01), Ito
patent: 5618744 (1997-04-01), Suzuki et al.
patent: 5648910 (1997-07-01), Ito
patent: 6058257 (2000-05-01), Nojima
patent: 6090151 (2000-07-01), Gehman et al.
Igarashi, Mutsunori, et al.; A Low-Power Design Method Using Multiple Supply Voltages, ACM, 1997, 0-89791-903-3/97/08, pp. 36-41.
Bittlestone Clive
Cano Francisco A.
Thomas David A.
Brady III W. James
Garbowski Leigh M.
Laws Gerald E.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method for power routing and distribution in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for power routing and distribution in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for power routing and distribution in an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3102790