Method for performing verification of logic circuits

Details Method for performing verification of logic circuits Method for performing verification of logic circuits

2008-07-08

2008-07-08

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

11461469

ABSTRACT:
The present invention relates to a method for verifying the proper operation of a digital logic circuit. In order to add a useful alternative in the field of functional, exhaustive simulation and of symbolic simulation, it is proposed to perform the steps of:a) marking a net with an additional property other than a bit value, wherein both said bit value and said additional property are valid at said net at a given time;b) propagating the marking of the net according to a set of predetermined semantic rules, wherein the set of predetermined semantic rules are defined according to a predetermined simulation aim; andc) generating an output at a predetermined downstream location of the digital logic circuit, said output providing an information, if or if not said property has propagated through the circuit to said predetermined downstream location or not.

REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 6145117 (2000-11-01), Eng
patent: 6190433 (2001-02-01), Van Fleet et al.
patent: 6591400 (2003-07-01), Yang
patent: 7213220 (2007-05-01), Hoppe et al.
patent: 2004/0107409 (2004-06-01), Melham et al.
patent: 2005/0138586 (2005-06-01), Hoppe et al.

Affiliated with

Also associated with

Rating

Method for performing verification of logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for performing verification of logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing verification of logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3949457