Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2011-04-26
2011-04-26
Thai, Tuan V (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S162000, C711S163000, C711S200000, C711S202000, C711S207000, C711S208000, C711S213000, C717S138000, C717S158000
Reexamination Certificate
active
07934073
ABSTRACT:
A method for performing a jump and translation state change procedure at the same time is disclosed. The method includes: carrying out a series of instruction processing in a first function in a first translation state; and executing a jump instruction which jumps to a target address in a second function and initiates and completes a translation state change to a second translation state at the same time; wherein an address of a next instruction after the jump instruction is stored as a return address in a first register.
REFERENCES:
patent: 4519032 (1985-05-01), Mendell
patent: 5319760 (1994-06-01), Mason et al.
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6687813 (2004-02-01), Norman
patent: 7681012 (2010-03-01), Verma et al.
patent: 2007/0006200 (2007-01-01), Renno et al.
patent: I240871 (2005-10-01), None
patent: I244038 (2005-11-01), None
patent: 2004015560 (2004-02-01), None
Chang Chuan-Hua
Su Hong-Men
Andes Technology Corporation
Hsu Winston
Li Zhuo H
Margo Scott
Thai Tuan V
LandOfFree
Method for performing jump and translation state change at... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for performing jump and translation state change at..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing jump and translation state change at... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2675567