Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1995-08-30
1996-10-15
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Data refresh
36518901, 365203, G11C 1300
Patent
active
055661211
ABSTRACT:
A method for operating an apparatus including a DRAM with a computer system having a PCMCIA interface. The method includes the steps of converting the PCMCIA SRAM control signals sent by the computer system across the PCMCIA interface into DRAM control signals, so as to permit the communication of data and control signals between the computer system and the DRAM device. The method further includes refreshing the DRAM device and arbitrating between the refreshing of the DRAM and providing for communication between the DRAM and the computer system. The method further teaches providing power management functions required for operating a DRAM device in a PCMCIA environment.
REFERENCES:
patent: 4710903 (1987-12-01), Hereth et al.
patent: 4811078 (1989-03-01), Tigelarr et al.
patent: 4958322 (1990-09-01), Kosugi et al.
patent: 5047985 (1991-09-01), Miyaga
patent: 5276843 (1994-01-01), Tillinghast et al.
patent: 5289424 (1994-02-01), Ito et al.
patent: 5340681 (1995-07-01), Sugawara et al.
Hadderman Scott J.
White Kraig R.
Ehrlich Marc A.
Fears Terrell W.
International Business Machines - Corporation
LandOfFree
Method for PCMCIA card function using DRAM technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for PCMCIA card function using DRAM technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for PCMCIA card function using DRAM technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252387