Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2007-11-27
2007-11-27
Luu, Chuong A. (Department: 2818)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S780000, C438S302000
Reexamination Certificate
active
10930228
ABSTRACT:
A method of forming a gate electrode (24′) for a metal-oxide-semiconductor (MOS) integrated circuit is disclosed. A hardmask layer (26), for example formed of silicon-rich nitride, is deposited over a polysilicon layer (24) from which the gate electrode (24′) is to be formed. An anti-reflective coating, or bottom anti-reflective coating or BARC, layer (29) is then formed over the hardmask layer (26), and photoresist (30) is photolithographically patterned to define the pattern of the gate electrode (24′), although to a wider, photolithographic, width (LW). The pattern is transferred from the photoresist (30) to the BARC layer (29). The remaining elements of the BARC layer (29) are then trimmed, preferably by a timed isotropic etch, to a sub-lithographic width (SW). This pattern is then transferred to the hardmask layer (26) by an anisotropic etch of that layer, using the trimmed BARC elements (29) as a mask. The hardmask layer elements (26′) then mask the etch of the underlying polysilicon layer (24), to define the gate electrodes (24′), having gate widths that are narrower than the minimum dimension available through photolithography.
REFERENCES:
patent: 5472564 (1995-12-01), Nakamura et al.
patent: 6548423 (2003-04-01), Plat et al.
patent: 6673685 (2004-01-01), Mori et al.
patent: 6794230 (2004-09-01), Huang et al.
patent: 6828205 (2004-12-01), Tsai et al.
patent: 7008866 (2006-03-01), Huang et al.
patent: 2005/0098091 (2005-05-01), Babich et al.
Blatchford James
Celii Francis G.
Kraft Robert
Smith Brian A.
Brady W. James
Keagy Rose Alyssa
Luu Chuong A.
LandOfFree
Method for patterning sub-lithographic features in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for patterning sub-lithographic features in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for patterning sub-lithographic features in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881497