Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2011-03-29
2011-03-29
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S502000, C713S600000
Reexamination Certificate
active
07917794
ABSTRACT:
A method optimizes a DSP Input clock using a clock comparing/analyzing circuit. The method of the present invention enables PLD to select a delay function of the PLD and signals from a plurality of patterns, in addition to varying three elements' values of R, L and C, a driver delay, and a characteristic change by peripheral elements of patterns that a clock passes to thereby obtain an optimal characteristic. Particularly, the inventive method provides an optimal clock with the best performance among clocks from the pattern. This method has the following two functions: (1) allowing the paths from a plurality of patterns to be scanned individually and a pattern having the lowest noise level to be searched; (2) searching the maximum SNR(Signal to Noise) value by providing a delay offset to an optimal path having the lowest noise level which is searched from the first function, and wherein an optimal path is searched and connected by checking the operation periodically by a timer to provide optimal characteristics in case peripheral environments change.
REFERENCES:
patent: 5300830 (1994-04-01), Hawes
patent: 5521529 (1996-05-01), Agrawal et al.
patent: 5999014 (1999-12-01), Jacobson et al.
patent: 6028463 (2000-02-01), Albu et al.
patent: 7016403 (2006-03-01), Hirt et al.
patent: 7047504 (2006-05-01), Kawano
patent: 2002/0031093 (2002-03-01), Gfeller et al.
patent: 2002/0095628 (2002-07-01), Lee
patent: 2004/0123259 (2004-06-01), You et al.
patent: 2004/0128579 (2004-07-01), Khondker et al.
patent: 2004/086221 (2004-10-01), None
International Search Report for PCT/KR2004/000655 mailed Jun. 29, 2004.
Supplementary European Search Report for EP 04723087.5 (PCT/KR2004/000655) dated May 28, 2010.
Response to Communication dated Jun. 24, 2010 as filed in European Application No. 04723087.5 on Aug. 16, 2010.
Abbaszadeh Jaweed A
Lee Thomas
McDonnell Boehnen & Hulbert & Berghoff LLP
Transpacific Sonic, LLC
LandOfFree
Method for optimizing a DSP input clock using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for optimizing a DSP input clock using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for optimizing a DSP input clock using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619035