Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-13
2008-05-13
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C002S004000, C002S005000, C002S010000, C002S012000, C002S018000
Reexamination Certificate
active
07373615
ABSTRACT:
Routability (or wiring congestion) in a VLSI chip is becoming increasingly important as chip complexity increases. Congestion has a significant impact on performance, yield, and chip area. The present invention targets the optimization of congestion early in technology independent synthesis prior to physical design. Instead of attempting to optimize the logic structure as well as the spatial placement of a circuit, we pose a more modest goal limiting such optimization to the scope of logic synthesis. That is, we propose an aggressive optimization approach that is cognizant of circuit structure during technology independent synthesis and produces more predictable implementations which give better routability and yield.
REFERENCES:
patent: 6006023 (1999-12-01), Higashida
patent: 6543041 (2003-04-01), Scheffer et al.
patent: 6836877 (2004-12-01), Dupenloup
patent: 2004/0068331 (2004-04-01), Cronquist
patent: 2004/0068711 (2004-04-01), Gupta et al.
patent: 2004/0210856 (2004-10-01), Sanie et al.
patent: 2004/0230933 (2004-11-01), Weaver et al.
patent: 2006/0095872 (2006-05-01), McElvain et al.
Dougherty, Jr. William E.
Kravets Victor
Kudva Prabhakar N.
Sullivan Andrew J.
Dinh Paul
F. Chau & Associates LLC
International Business Machines - Corporation
LandOfFree
Method for optimization of logic circuits for routability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for optimization of logic circuits for routability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for optimization of logic circuits for routability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2746467