Metal working – Barrier layer or semiconductor device making
Patent
1992-04-30
1994-08-09
Chaudhuri, Olik
Metal working
Barrier layer or semiconductor device making
437207, 437214, 437220, 26427217, 425122, 4254519, H01L 2128, H01L 2160, B28B 700, B29C 4322
Patent
active
053362721
ABSTRACT:
A method and apparatus for sealing a semiconductor wherein an upper seal block of a cope and a lower seal block of a drag are provided with sealants for nipping a portion of a long size lead frame, so that the airtightness of a cavity enclosed with the cope and drag can be completely kept. The long size lead frame may have a continuing part extending from one of two side members to the other, provided between adjacent lead patterns to be pressed by the sealants, so that the airtightness of the cavity can be further completely kept.
REFERENCES:
patent: 3768986 (1973-10-01), Ramos et al.
patent: 4003073 (1973-10-01), Helda et al.
patent: 4012766 (1977-03-01), Phillips et al.
patent: 4173621 (1979-11-01), Yamamoto et al.
patent: 4345889 (1982-08-01), Sizemorr et al.
patent: 4400714 (1983-08-01), Brown
patent: 4680617 (1987-07-01), Ross
patent: 4816426 (1989-03-01), Bridges et al.
patent: 4942455 (1990-07-01), Shinohara
Tanaka Sueyoshi
Tsutsumi Yasutsugu
Chaudhuri Olik
Graybill David E.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Method for molding a semiconductor package on a continuous leadf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for molding a semiconductor package on a continuous leadf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for molding a semiconductor package on a continuous leadf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-213357