Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-17
2007-04-17
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10938920
ABSTRACT:
In a computer system having a device and a communications link for communicating with the device. A method for dynamically managing power consumption by the computer system comprises associating a particular device identifier with the device. Communications are monitored over the communications link to determine whether the communications include the particular device identifier. A clock input is withheld from the device when the communications do not include the particular device identifier. Clock input is provided to the device only when the communications include the particular device identifier. The clock input causes the device to transition from a non-operational power conservative state to an operational state wherein the device consumes more power than in the non-operational state. A performance requirement is established for a task to be executed. Clock frequency is dynamically controlled according to the performance requirement established for the task being executed.
REFERENCES:
patent: 4912633 (1990-03-01), Schweizer et al.
patent: 5159675 (1992-10-01), Allt et al.
patent: 5537640 (1996-07-01), Pawlowski et al.
patent: 5581712 (1996-12-01), Herrman
patent: 5651112 (1997-07-01), Matsuno et al.
patent: 5706447 (1998-01-01), Vivio
patent: 5724556 (1998-03-01), Souder et al.
patent: 5883814 (1999-03-01), Luk et al.
patent: 5884051 (1999-03-01), Schaffer et al.
patent: 5987614 (1999-11-01), Mitchell et al.
patent: 6073229 (2000-06-01), Crane et al.
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6243821 (2001-06-01), Reneris
patent: 6393504 (2002-05-01), Leung et al.
patent: 6591294 (2003-07-01), Kawasaki et al.
patent: 2003/0120961 (2003-06-01), Cooper
patent: 2003/0140264 (2003-07-01), Kawano et al.
Fung Henry T.
Mitchell Phillip M.
Phung Xuyen N.
Velasco Francisco
Dinh Paul
Dykema Gossett PLLC
Parihar Suchin
St. Clair Intellectual Property Consultants, Inc.
LandOfFree
Method for modular design of a computer system-on-a-chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for modular design of a computer system-on-a-chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for modular design of a computer system-on-a-chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3801174