Method for mapping a logic circuit to a programmable look up...

Details Method for mapping a logic circuit to a programmable look up... Method for mapping a logic circuit to a programmable look up...

2007-03-13

2007-03-13

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10830862

ABSTRACT:
The method for mapping a logic circuit to a plurality of interconnectable, programmable look up tables (LUT) elements includes forming logic element groups including individual logic elements and/or previously formed logic element groups that are capable of being accommodated within the fanin and/or fanout capacity of a target LUT. The method further includes mapping the formed logic element group to the target LUT, and repeating the process for forming logic element groups and mapping to target LUTs for the entire network in a manner such that at each stage only the unmapped logic element/elements and mapped logic element groups of the previous stage are considered for mapping.

REFERENCES:
patent: 6134705 (2000-10-01), Pedersen et al.
patent: 6195788 (2001-02-01), Leaver et al.
patent: 6336208 (2002-01-01), Mohan et al.
patent: 6871328 (2005-03-01), Polk
patent: 2004/0133869 (2004-07-01), Sharma
A.H.Farrahi et al., “Complexity of the Lookup-Table Minimization Problem for FPGA Technology Mapping,” IEEE Transactions on CAD of ICs and Systems, vol. 13, No. 11, Nov. 1994, pp. 1319-1332.
Kuang-Chien Chen et al., “DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization”, IEEE Design and Test Computers, Sep. 1992, pp. 7-20.
Jason Cong et al., “An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs”, UCLA Computer Science Dept. Technical Report CAD, vol. 13, pp. 1-7, Jan. 1994.
Jason Cong et al., “On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping”, UCLA Computer Science Dept. 30thACM/IEEE Design Automation Conference (DAC), 1993, pp. 213-218.
Jason Cong et al., “Beyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 1993, pp. 110-114.
Francis et al., “ Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs”, University of Toronto, CA 28thACM/IEEE Design Automation Conference, 1991, pp. 227-233.
Francis et al., “Technology Mapping of Lookup Table-Based FPGAs for Performance”. Dept. of Electrical Engineering, University of Toronto, CA, IEEE Feb. 1991, pp. 568-571.

Affiliated with

Also associated with

Rating

Method for mapping a logic circuit to a programmable look up... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for mapping a logic circuit to a programmable look up..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for mapping a logic circuit to a programmable look up... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3741456