Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Amorphous semiconductor
Reexamination Certificate
2008-06-06
2009-10-06
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Amorphous semiconductor
C438S307000, C438S378000, C438S795000, C438S799000
Reexamination Certificate
active
07598160
ABSTRACT:
A method for manufacturing thin film semiconductor device is provided. The semiconductor thin film includes a semiconductor thin film and a gate electrode and has an active region turned into a polycrystalline region through irradiation with an energy beam. The gate electrode is provided to traverse the active region. In a channel part that is the active region overlapping with the gate electrode, a crystalline state is changed cyclically in a channel length direction, and areas each having a substantially same crystalline state traverse the channel part.
REFERENCES:
patent: 7223644 (2007-05-01), Inoue et al.
patent: 2003/0057424 (2003-03-01), Yudasaka et al.
patent: 2007/0212858 (2007-09-01), Fujino et al.
patent: 2007/0212860 (2007-09-01), Fujino et al.
patent: 2006-77834 (2003-03-01), None
Voutsas et al. “Effect of process parameters on the structural characteristics of laterally grown, laser-annealed polycrystalline,” Journal of Applied Physics, vol. 94, pp. 7445-7452, 2003.
Yamaguchi et al., “Modeling and characterization of polycrystalline-silicon thin-film transistors with a channel-length comparable to a grain size,” Journal of Applied Physics, vol. 89, pp. 590-595, 2001.
Kimura et al., “Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors,” Jpn. J. Appl. Phys. vol. 40, Part I, No. 9A, Sep. 2001, pp. 5227-5236.
Kimura et al., “Device Simulation of Carrier Transport through Grain Boundaries in Lightly Doped Polysilicon Films and Dependence on Dopant Density,” Jpn. J. Appl. Phys. vol. 40, Part I, No. 9A, Sep. 2001, pp. 5237-5243.
Fujino Toshio
Kono Tadahiro
Machida Akio
K&L Gates LLP
Le Dung A.
Sony Corporation
LandOfFree
Method for manufacturing thin film semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing thin film semiconductor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing thin film semiconductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4109777