Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2007-05-22
2007-05-22
Pham, Thanhha S. (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S412000
Reexamination Certificate
active
10716606
ABSTRACT:
An epitaxial layer is formed on a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration, and then a heat treatment is performed to the semiconductor substrate at a high temperature in an oxidizing atmosphere. Accordingly, a stratiform region of SiO2is formed by deposition at an interface between the epitaxial layer and the semiconductor substrate. As a result, an apparent SOI substrate for an SOI semiconductor device can be manufactured at a low cost.
REFERENCES:
patent: 4376138 (1983-03-01), Alferness et al.
patent: 4401506 (1983-08-01), Otsuka
patent: 4459159 (1984-07-01), O'Mara
patent: 4469527 (1984-09-01), Sugano et al.
patent: 4834809 (1989-05-01), Kakihara
patent: 5021361 (1991-06-01), Kinoshita
patent: 5115283 (1992-05-01), Blondeau et al.
patent: 5141879 (1992-08-01), Goronkin et al.
patent: 5144377 (1992-09-01), Barnett et al.
patent: 5611855 (1997-03-01), Wijaranakula
patent: 5734195 (1998-03-01), Takizawa et al.
patent: 5742093 (1998-04-01), Kunihiro
patent: 5930642 (1999-07-01), Moore et al.
patent: 5939770 (1999-08-01), Kageyama
patent: 5961713 (1999-10-01), Wijaranakula
patent: 0 352 801 (1990-01-01), None
patent: 0 697 713 (1996-02-01), None
patent: 56-164547 (1981-12-01), None
patent: A-59-188925 (1984-10-01), None
patent: 63-29937 (1988-02-01), None
patent: 64-11316 (1989-01-01), None
patent: 1-290229 (1989-11-01), None
patent: A-2-237033 (1990-09-01), None
patent: A-3-84931 (1991-04-01), None
patent: 3-181115 (1991-08-01), None
patent: A-4-79372 (1992-03-01), None
patent: 5-235007 (1993-09-01), None
patent: A-6-338507 (1994-06-01), None
patent: 6-283693 (1994-10-01), None
Communication from European Patent Office dated Jun. 17, 2005.
Examination Report from European Patent Office issue on Sep. 14, 2006 for the corresponding European patent application No. 00 125 154.5-1528 (a copy and English translation thereof).
Himi Hiroaki
Iwamori Noriyuki
LandOfFree
Method for manufacturing semiconductor substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3806582